Esther Y. Cheng

	2003
2		Feng Zhou, Esther Y. Cheng, Bo Yao, Chung-Kuan Cheng, Ronald L. Graham: A hierarchical three-way interconnect architecture for hexagonal processors. SLIP 2003: 133-139
	2002
1		Esther Y. Cheng, Feng Zhou, Bo Yao, Chung-Kuan Cheng, Ronald L. Graham: Balancing the Interconnect Topology for Arrays of Processors between Cost and Power. ICCD 2002: 180-186

Coauthor Index

1	Chung-Kuan Cheng	[1] [2]
2	Ronald L. Graham	[1] [2]
3	Bo Yao	[1] [2]
4	Feng Zhou	[1] [2]

Last update Tue May 29 01:28:40 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page