 | 2008 |
|---|
| 8 |       | Stephan Bourduas,
Jean-Samuel Chenard,
Zeljko Zilic:
A Quality-Driven Design Approach for NoCs.
IEEE Design & Test of Computers 25(5): 416-428 (2008) |
| 7 | | Jean-Samuel Chenard,
Zeljko Zilic,
Milos Prokic:
A Laboratory Setup and Teaching Methodology for Wireless and Mobile Embedded Systems.
IEEE Trans. Education 51(3): 378-384 (2008) |
| 2007 |
|---|
| 6 | | Marc Boule,
Jean-Samuel Chenard,
Zeljko Zilic:
Assertion Checkers in Verification, Silicon Debug and In-Field Diagnosis.
ISQED 2007: 613-620 |
| 5 | | Marc Boule,
Jean-Samuel Chenard,
Zeljko Zilic:
Debug enhancements in assertion-checker generation.
IET Computers & Digital Techniques 1(6): 669-677 (2007) |
| 2006 |
|---|
| 4 | | Marc Boule,
Jean-Samuel Chenard,
Zeljko Zilic:
Adding Debug Enhancements to Assertion Checkers for Hardware Emulation and Silicon Debug.
ICCD 2006 |
| 2005 |
|---|
| 3 | | Jean-Samuel Chenard,
Chun Yiu Chu,
Zeljko Zilic,
Milica Popovic:
Design methodology for wireless nodes with printed antennas.
DAC 2005: 291-296 |
| 2 | | Jean-Samuel Chenard,
Ahmed Usman Khalid,
Milos Prokic,
Rong Zhang,
K.-L. Lim,
Atanu Chattopadhyay,
Zeljko Zilic:
Expandable and Robust Laboratory for Microprocessor Systems.
MSE 2005: 65-66 |
| 2004 |
|---|
| 1 | | Man Wah Chiang,
Zeljko Zilic,
Jean-Samuel Chenard,
Katarzyna Radecka:
Architectures of Increased Availability Wireless Sensor Network Nodes.
ITC 2004: 1232-1241 |
Data released under the ODC-BY 1.0 license — See also our legal information page