 | 2011 |
|---|
| 12 |       | Chih-Yun Pai,
Ruei-Ting Gu,
Bo-Chuan Cheng,
Liang-Bi Chen,
Katherine Shu-Min Li:
A Unified Interconnects Testing Scheme for 3D Integrated Circuits.
Asian Test Symposium 2011: 195-200 |
| 11 | | Yi-Xue Zheng,
Po-Ping Kan,
Liang-Bi Chen,
Kai-Yang Hsieh,
Bo-Chuan Cheng,
Katherine Shu-Min Li:
Fault tolerant application-specific NoC topology synthesis for three-dimensional integrated circuits.
SoCC 2011: 296-301 |
| 10 | | Katherine Shu-Min Li,
Chih-Yun Pai,
Liang-Bi Chen:
Maximal Interconnect Resilient Methodology for Fault Tolerance, Yield, and Reliability Improvement in Network on Chip.
IEICE Transactions 94-A(12): 2649-2658 (2011) |
| 9 | | Liang-Bi Chen,
Yen-Ling Chen,
Ing-Jer Huang:
A Real-Time Power Analysis Platform for Power-Aware Embedded System Development.
J. Inf. Sci. Eng. 27(3): 1165-1182 (2011) |
| 2010 |
|---|
| 8 | | Liang-Bi Chen,
Tsung-Yu Ho,
Jiun-Cheng Ju,
Cheng-Lung Chiang,
Chung-Nan Lee,
Ing-Jer Huang:
An embedded debugging/performance monitoring engine for a tile-based 3D graphics SoC development.
ASP-DAC 2010: 353-354 |
| 7 | | Liang-Bi Chen,
Jiun-Cheng Ju,
Chien-Chou Wang,
Ing-Jer Huang:
HPChecker: An AMBA AHB On-Chip Bus Protocol Checker with Efficient Verification Mechanisms.
IEICE Transactions 93-D(8): 2100-2108 (2010) |
| 2009 |
|---|
| 6 | | Liang-Bi Chen,
Ruei-Ting Gu,
Wei-Sheng Huang,
Chien-Chou Wang,
Wen-Chi Shiue,
Tsung-Yu Ho,
Yun-Nan Chang,
Shen-Fu Hsiao,
Chung-Nan Lee,
Ing-Jer Huang:
An 8.69 Mvertices/s 278 Mpixels/s tile-based 3D graphics SoC HW/SW development for consumer electronics.
ASP-DAC 2009: 131-132 |
| 5 | | Liang-Bi Chen,
Chi-Tsai Yeh,
Hung-Yu Chen,
Ing-Jer Huang:
A System-Level Model of Design Space Exploration for a Tile-Based 3D Graphics SoC Refinement.
IEICE Transactions 92-A(12): 3193-3202 (2009) |
| 2008 |
|---|
| 4 | | Liang-Bi Chen,
Yung-Chih Liu,
Chen-Hung Chen,
Chung-Fu Kao,
Ing-Jer Huang:
Parameterized embedded in-circuit emulator and its retargetable debugging software for microprocessor/microcontroller/DSP processor.
ASP-DAC 2008: 117-118 |
| 3 | | Chung-Ping Young,
Chung-Chu Chia,
Liang-Bi Chen,
Ing-Jer Huang:
NCPA: A Scheduling Algorithm for Multi-cipher and Multi-mode Reconfigurable Cryptosystem.
IIH-MSP 2008: 1356-1359 |
| 2007 |
|---|
| 2 | | Liang-Bi Chen,
Ching-Chi Hu,
Yen-Ling Chen,
Chi-Wei Chu,
Ing-Jer Huang:
The AES Design Space Exploration with a Soft IP Generator.
IIH-MSP 2007: 385-388 |
| 2006 |
|---|
| 1 | | Liang-Bi Chen,
Ing-Jer Huang,
Yuan-Long Jeang:
Design of a Dynamic PCM Selector for Non-deterministic Environment.
APCCAS 2006: 1124-1127 |
Data released under the ODC-BY 1.0 license — See also our legal information page