 | 2012 |
|---|
| 4 |       | Pang-Jung Liu,
Wei-Shan Ye,
Jia-Nan Tai,
Hsin-Shu Chen,
Jau-Horng Chen,
Yi-Jan Emery Chen:
A High-Efficiency CMOS DC-DC Converter With 9-$\ \mu$s Transient Recovery Time.
IEEE Trans. on Circuits and Systems 59-I(3): 575-583 (2012) |
| 2010 |
|---|
| 3 | | Hsin-Shu Chen,
Jyun-Cheng Lin:
A Fast-Lock Low-Power Subranging Digital Delay-Locked Loop.
IEICE Transactions 93-C(6): 855-860 (2010) |
| 2006 |
|---|
| 2 | | Sen-Wen Hsiao,
Yen-Chih Huang,
David Liang,
H.-W. K. Chen,
Hsin-Shu Chen:
A 1.5-V 10-ppm/°C 2nd-order curvature-compensated CMOS bandgap reference with trimming.
ISCAS 2006 |
| 1999 |
|---|
| 1 | | Hsin-Shu Chen,
A. Ito:
Characterization of 1/f noise vs. number of gate stripes in MOS transistors.
ISCAS (2) 1999: 310-313 |
Data released under the ODC-BY 1.0 license — See also our legal information page