Chi-Pin Chen

	2005
2		Kwang-Jow Gan, Dong-Shong Liang, Chung-Chih Hsiao, Shih-Yu Wang, Feng-Chang Chiang, Cher-Shiung Tsai, Yaw-Hwang Chen, Shun-Huo Kuo, Chi-Pin Chen: Logic Circuit Design Based on MOS-NDR Devices and Circuits Fabricated by CMOS Process. IWSOC 2005: 392-395
1		Dong-Shong Liang, Kwang-Jow Gan, Long-Xian Su, Chi-Pin Chen, Chung-Chih Hsiao, Cher-Shiung Tsai, Yaw-Hwang Chen, Shih-Yu Wang, Shun-Huo Kuo, Feng-Chang Chiang: Four-Valued Memory Circuit Designed by Multiple-Peak MOS-NDR Devices and Circuits. IWSOC 2005: 78-81

Coauthor Index

1	Yaw-Hwang Chen	[1] [2]
2	Feng-Chang Chiang	[1] [2]
3	Kwang-Jow Gan	[1] [2]
4	Chung-Chih Hsiao	[1] [2]
5	Shun-Huo Kuo	[1] [2]
6	Dong-Shong Liang	[1] [2]
7	Long-Xian Su	[1]
8	Cher-Shiung Tsai	[1] [2]
9	Shih-Yu Wang	[1] [2]

Last update Tue May 29 01:28:40 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page