![]() | ![]() |
| 1995 | ||
|---|---|---|
| 1 | Chin-Liang Wang, Ching-Chia Chen, Che-Fu Chen: A Digital-Serial VLSI Architecture for Delayed LMS Adaptive FIR Filttering. ISCAS 1995: 545-548 | |
| 1 | Ching-Chia Chen | [1] |
| 2 | Chin-Liang Wang | [1] |
Data released under the ODC-BY 1.0 license — See also our legal information page