![]() | ![]() |
| 1998 | ||
|---|---|---|
| 1 | Pramit Chavda, James Jacob, Vishwani D. Agrawal: Optimizing Logic Design Using Boolean Transforms. VLSI Design 1998: 218-221 | |
| 1 | Vishwani D. Agrawal | [1] |
| 2 | James Jacob | [1] |
Data released under the ODC-BY 1.0 license — See also our legal information page