![]() | ![]() |
| 1998 | ||
|---|---|---|
| 1 | Debesh K. Das, Indrajit Chaudhuri, Bhargab B. Bhattacharya: Design of an Optimal Test Pattern Generator for Built-in Self Testing of Path Delay Faults. VLSI Design 1998: 205- | |
| 1 | Bhargab B. Bhattacharya | [1] |
| 2 | Debesh Kumar Das (Debesh K. Das) | [1] |
Data released under the ODC-BY 1.0 license — See also our legal information page