![]() | ![]() |
| 2000 | ||
|---|---|---|
| 1 | B. Suresh, Biswadeep Chaterjee, R. Harinath: Synthesizable RAM-Alternative to Low Configuration Compiler Memory for Die Area Reduction. VLSI Design 2000: 512-517 | |
| 1 | R. Harinath | [1] |
| 2 | B. Suresh | [1] |
Data released under the ODC-BY 1.0 license — See also our legal information page