Channakeshav

	2003
3		Kuan Zhou, Michael Chu, Chao You, Jong-Ru Guo, Channakeshav, John Mayega, John F. McDonald, Russell P. Kraft, Bryan S. Goda: A four-bit full adder implemented on fast SiGe FPGAs with novel power control scheme. FPGA 2003: 248
	2002
2		Channakeshav, Kuan Zhou, Russell P. Kraft, John F. McDonald: Gigahertz FPGAs with New Power Saving Techniques and Decoding Logic. Evolvable Hardware 2002: 60-62
1		Channakeshav, Kuan Zhou, Jong-Ru Guo, Chao You, Bryan S. Goda, Russell P. Kraft, John F. McDonald: Fast SiGe HBT BiCMOS FPGAs with New Architecture and Power Saving Techniques. FPL 2002: 414-423

Coauthor Index

1	Michael Chu	[3]
2	Bryan S. Goda	[1] [3]
3	Jong-Ru Guo	[1] [3]
4	Russell P. Kraft	[1] [2] [3]
5	John Mayega	[3]
6	John F. McDonald	[1] [2] [3]
7	Chao You	[1] [3]
8	Kuan Zhou	[1] [2] [3]

Last update Sun May 27 04:04:01 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page