dblp.uni-trier.dewww.dagstuhl.dewww.uni-trier.de

Yeong-Jar Chang Coauthor index pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2010
10Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYu-Shih Su, Wing-Kai Hon, Cheng-Chih Yang, Shih-Chieh Chang, Yeong-Jar Chang: Clock Skew Minimization in Multi-Voltage Mode Designs Using Adjustable Delay Buffers. IEEE Trans. on CAD of Integrated Circuits and Systems 29(12): 1921-1930 (2010)
2009
9Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYu-Shih Su, Wing-Kai Hon, Cheng-Chih Yang, Shih-Chieh Chang, Yeong-Jar Chang: Value assignment of adjustable delay buffers for clock skew minimization in multi-voltage mode designs. ICCAD 2009: 535-538
8Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMing-Dou Ker, Po-Yen Chiu, Fu-Yi Tsai, Yeong-Jar Chang: On the Design of Power-rail ESD Clamp Circuit with Consideration of Gate Leakage Current in 65-nm Low-voltage CMOS Process. ISCAS 2009: 2281-2284
2008
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLChung-Fu Lin, Chia-Fu Huang, De-Chung Lu, Chih-Chiang Hsu, Wen-Tsung Chiu, Yu-Wei Chen, Yeong-Jar Chang: A Low-Cost Programmable Memory BIST Design for Multiple Memory Instances. ITC 2008: 1
2005
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMing Shae Wu, Chung-Len Lee, Yeong-Jar Chang, Wen Ching Wu: Crosstalk Fault Detection for Interconnection Lines Based on Path Delay Inertia Principle. Asian Test Symposium 2005: 106-111
2004
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRei-Fu Huang, Chin-Lung Su, Cheng-Wen Wu, Shen-Tien Lin, Kun-Lun Luo, Yeong-Jar Chang: Fail Pattern Identification for Memory Built-In Self-Repair. Asian Test Symposium 2004: 366-371
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLChin-Lung Su, Rei-Fu Huang, Cheng-Wen Wu, Chien-Chung Hung, Ming-Jer Kao, Yeong-Jar Chang, Wen Ching Wu: MRAM Defect Analysis and Fault Modeli. ITC 2004: 124-133
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLLi-Ming Denq, Rei-Fu Huang, Cheng-Wen Wu, Yeong-Jar Chang, Wen Ching Wu: A Parallel Built-in Diagnostic Scheme for Multiple Embedded Memories. MTDT 2004: 65-69
2000
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYeong-Jar Chang, Chung-Len Lee, Jwu E. Chen, Chauchin Su: A Behavior-Level Fault Model for the Closed-Loop Operational Amplifier. J. Inf. Sci. Eng. 16(5): 751-766 (2000)
1994
1no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYeong-Jar Chang, Chung-Len Lee: Synthesis of Multi-Variable MVL Funtions Using Hybrid Mode CMOS Logic. ISMVL 1994: 35-41

Coauthor Index

1Shih-Chieh Chang [9] [10]
2Jwu E. Chen [2]
3Yu-Wei Chen [7]
4Po-Yen Chiu [8]
5Wen-Tsung Chiu [7]
6Li-Ming Denq [3]
7Wing-Kai Hon [9] [10]
8Chih-Chiang Hsu [7]
9Chia-Fu Huang [7]
10Rei-Fu Huang [3] [4] [5]
11Chien-Chung Hung [4]
12Ming-Jer Kao [4]
13Ming-Dou Ker [8]
14Chung-Len Lee [1] [2] [6]
15Chung-Fu Lin [7]
16Shen-Tien Lin [5]
17De-Chung Lu [7]
18Kun-Lun Luo [5]
19Chauchin Su [2]
20Chin-Lung Su [4] [5]
21Yu-Shih Su [9] [10]
22Fu-Yi Tsai [8]
23Cheng-Wen Wu [3] [4] [5]
24Ming Shae Wu [6]
25Wen Ching Wu [3] [4] [6]
26Cheng-Chih Yang [9] [10]

Colors in the list of coauthors

Last update Sun May 27 04:04:01 2012 CET by the DBLP TeamThis material is Open Data Data released under the ODC-BY 1.0 license — See also our legal information page