Tsin-Yuan Chang

	2012
28		Chung-Yi Li, Yuan-Ho Chen, Tsin-Yuan Chang, Lih-Yuan Deng, Kiwing To: Period Extension and Randomness Enhancement Using High-Throughput Reseeding-Mixing PRNG. IEEE Trans. VLSI Syst. 20(2): 385-389 (2012)
27		Yuan-Ho Chen, Tsin-Yuan Chang: A High Performance Video Transform Engine by Using Space-Time Scheduling Strategy. IEEE Trans. VLSI Syst. 20(4): 655-664 (2012)
26		Yuan-Ho Chen, Tsin-Yuan Chang: A High-Accuracy Adaptive Conditional-Probability Estimator for Fixed-Width Booth Multipliers. IEEE Trans. on Circuits and Systems 59-I(3): 594-603 (2012)
	2011
25		Yuan-Ho Chen, Tsin-Yuan Chang, Chung-Yi Li: High Throughput DA-Based DCT With High Accuracy Error-Compensated Adder Tree. IEEE Trans. VLSI Syst. 19(4): 709-714 (2011)
24		Chung-Yi Li, Yuan-Ho Chen, Tsin-Yuan Chang, Jyun-Neng Chen: A Probabilistic Estimation Bias Circuit for Fixed-Width Booth Multiplier and Its DCT Applications. IEEE Trans. on Circuits and Systems 58-II(4): 215-219 (2011)
	2010
23		Po-Lin Chen, Yu-Chieh Huang, Tsin-Yuan Chang: Fast Test Integration: Toward Plug-and-Play At-Speed Testing of Multiple Clock Domains Based on IEEE Standard 1500. IEEE Trans. on CAD of Integrated Circuits and Systems 29(11): 1837-1842 (2010)
22		Song-Nien Tang, Jui-Wei Tsai, Tsin-Yuan Chang: A 2.4-GS/s FFT Processor for OFDM-Based WPAN Applications. IEEE Trans. on Circuits and Systems 57-II(6): 451-455 (2010)
	2009
21		Po-Lin Chen, Jhih-Wei Lin, Tsin-Yuan Chang: IEEE Standard 1500 Compatible Delay Test Framework. IEEE Trans. VLSI Syst. 17(8): 1152-1156 (2009)
	2008
20		Hung-Chih Lin, Bou-Ching Fung, Tsin-Yuan Chang: A current mode adaptive on-time control scheme for fast transient DC-DC converters. ISCAS 2008: 2602-2605
19		Chung-Yi Li, Chih-Feng Chien, Jin-Hua Hong, Tsin-Yuan Chang: An Efficient Area-Delay Product Design for MixColumns/InvMixColumns in AES. ISVLSI 2008: 503-506
18		Hung-Chih Lin, Hsiang-Han Wu, Tsin-Yuan Chang: An Active-Frequency Compensation Scheme for CMOS Low-Dropout Regulators With Transient-Response Improvement. IEEE Trans. on Circuits and Systems 55-II(9): 853-857 (2008)
	2006
17		Chung-Yi Li, Jiung-Sheng Chen, Tsin-Yuan Chang: A chaos-based pseudo random number generator using timing-based reseeding method. ISCAS 2006
	2005
16		Chih-Feng Li, Shao-Sheng Yang, Tsin-Yuan Chang: On-chip accumulated jitter measurement for phase-locked loops. ASP-DAC 2005: 1184-1187
	2004
15		Kae-Jiun Mo, Shao-Sheng Yang, Tsin-Yuan Chang: Timing measurement unit with multi-stage TVC for embedded memories. ASP-DAC 2004: 565-566
14		Yi-Ming Sheng, Ming-Jun Hsiao, Tsin-Yuan Chang: A Measurement Unit for Input Signal Analysis of SRAM Sense Amplifier. Asian Test Symposium 2004: 272-276
13		Ming-Jun Hsiao, Jing-Reng Huang, Tsin-Yuan Chang: A Built-In Parametric Timing Measurement Unit. IEEE Design & Test of Computers 21(4): 322-330 (2004)
	2003
12		Shao-Sheng Yang, Pao-Lin Guo, Tsin-Yuan Chang, Jin-Hua Hong: A multi-phase charge-sharing technique without external capacitor for low-power TFT-LCD column drivers. ISCAS (5) 2003: 365-368
	2002
11		Shu-Rong Lee, Ming-Jun Hsiao, Tsin-Yuan Chang: An Access Timing Measurement Unit of Embedded Memory. Asian Test Symposium 2002: 104-
10		Sheng-Hung Hsieh, Ming-Jun Hsiao, Tsin-Yuan Chang: An Embedded Built-In-Self-Test Approach for Analog-to-Digital Converters. Asian Test Symposium 2002: 266-
	2001
9		Jeng-Horng Tsai, Ming-Jun Hsiao, Tsin-Yuan Chang: An Embedded Built-in-Self-Test Approach for Digital-to-Analog Converters. Asian Test Symposium 2001: 423-
8		Ming-Jun Hsiao, Jing-Reng Huang, Shao-Shen Yang, Tsin-Yuan Chang: A low-cost CMOS time interval measurement core. ISCAS (4) 2001: 190-193
7		Ming-Jun Hsiao, Jing-Reng Huang, Shao-Shen Yang, Tsin-Yuan Chang: A built-in timing parametric measurement unit. ITC 2001: 315-322
	2000
6		Yea-Ling Horng, Jing-Reng Huang, Tsin-Yuan Chang: A realistic fault model for flash memories. Asian Test Symposium 2000: 274-281
5		Tsin-Yuan Chang, Yervant Zorian: SoC Testing and P1500 Standard. Asian Test Symposium 2000: 492-
	1999
4		Chih-Tsun Huang, Jing-Reng Huang, Chi-Feng Wu, Cheng-Wen Wu, Tsin-Yuan Chang: A Programmable BIST Core for Embedded DRAM. IEEE Design & Test of Computers 16(1): 59-70 (1999)
	1990
3		Chin-Long Wey, Jyhyeung Ding, Tsin-Yuan Chang: Design of Repairable and Fully Diagnosable Folded PLAs for Yield Enhancement. DAC 1990: 327-332
2		Chin-Long Wey, Tsin-Yuan Chang: An efficient output phase assignment for PLA minimization. IEEE Trans. on CAD of Integrated Circuits and Systems 9(1): 1-7 (1990)
	1988
1		Chin-Long Wey, Tsin-Yuan Chang: PLAYGROUND: Minimization of PLAs with Mixed Ground True Outputs. DAC 1988: 421-426

Coauthor Index

1	Jiung-Sheng Chen	[17]
2	Jyun-Neng Chen	[24]
3	Po-Lin Chen	[21] [23]
4	Yuan-Ho Chen	[24] [25] [26] [27] [28]
5	Chih-Feng Chien	[19]
6	Lih-Yuan Deng	[28]
7	Jyhyeung Ding	[3]
8	Bou-Ching Fung	[20]
9	Pao-Lin Guo	[12]
10	Jin-Hua Hong	[12] [19]
11	Yea-Ling Horng	[6]
12	Ming-Jun Hsiao	[7] [8] [9] [10] [11] [13] [14]
13	Sheng-Hung Hsieh	[10]
14	Chih-Tsun Huang	[4]
15	Jing-Reng Huang	[4] [6] [7] [8] [13]
16	Yu-Chieh Huang	[23]
17	Shu-Rong Lee	[11]
18	Chih-Feng Li	[16]
19	Chung-Yi Li	[17] [19] [24] [25] [28]
20	Hung-Chih Lin	[18] [20]
21	Jhih-Wei Lin	[21]
22	Kae-Jiun Mo	[15]
23	Yi-Ming Sheng	[14]
24	Song-Nien Tang	[22]
25	Kiwing To	[28]
26	Jeng-Horng Tsai	[9]
27	Jui-Wei Tsai	[22]
28	Chin-Long Wey	[1] [2] [3]
29	Cheng-Wen Wu	[4]
30	Chi-Feng Wu	[4]
31	Hsiang-Han Wu	[18]
32	Shao-Shen Yang	[7] [8]
33	Shao-Sheng Yang	[12] [15] [16]
34	Yervant Zorian	[5]

Colors in the list of coauthors

Last update Tue May 29 01:28:40 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page