 | 2012 |
|---|
| 5 |       | Chih-Long Chang,
Iris H.-R. Jiang,
Yu-Ming Yang,
Evan Y.-W. Tsai,
Aki S.-H. Chen:
Novel pulsed-latch replacement based on time borrowing and spiral clustering.
ISPD 2012: 121-128 |
| 4 | | Iris Hui-Ru Jiang,
Hua-Yu Chang,
Chih-Long Chang:
WiT: Optimal Wiring Topology for Electromigration Avoidance.
IEEE Trans. VLSI Syst. 20(4): 581-592 (2012) |
| 3 | | Iris Hui-Ru Jiang,
Chih-Long Chang,
Yu-Ming Yang:
INTEGRA: Fast Multibit Flip-Flop Clustering for Clock Power Saving.
IEEE Trans. on CAD of Integrated Circuits and Systems 31(2): 192-204 (2012) |
| 2011 |
|---|
| 2 | | Iris Hui-Ru Jiang,
Chih-Long Chang,
Yu-Ming Yang,
Evan Y.-W. Tsai,
Lancer S.-F. Chen:
INTEGRA: fast multi-bit flip-flop clustering for clock power saving based on interval graphs.
ISPD 2011: 115-122 |
| 2010 |
|---|
| 1 | | Iris Hui-Ru Jiang,
Hua-Yu Chang,
Chih-Long Chang:
Optimal wiring topology for electromigration avoidance considering multiple layers and obstacles.
ISPD 2010: 177-184 |
Data released under the ODC-BY 1.0 license — See also our legal information page