 | 2012 |
|---|
| 10 |       | Ryo Minami,
Hiroki Asada,
Ahmed Musa,
Takahiro Sato,
Ning Li,
Tatsuya Yamaguchi,
Yasuaki Takeuchi,
Win Chaivipas,
Kenichi Okada,
Akira Matsuzawa:
A 60-GHz 16QAM 11Gbps direct-conversion transceiver in 65nm CMOS.
ASP-DAC 2012: 467-468 |
| 2011 |
|---|
| 9 | | Ahmed Musa,
Rui Murakami,
Takahiro Sato,
Win Chaivipas,
Kenichi Okada,
Akira Matsuzawa:
A 58-63.6GHz quadrature PLL frequency synthesizer using dual-injection technique.
ASP-DAC 2011: 101-102 |
| 8 | | Kenichi Okada,
Kota Matsushita,
Keigo Bunsen,
Rui Murakami,
Ahmed Musa,
Takahiro Sato,
Hiroki Asada,
Naoki Takayama,
Ning Li,
Shogo Ito,
Win Chaivipas,
Ryo Minami,
Akira Matsuzawa:
A 60GHz 16QAM/8PSK/QPSK/BPSK direct-conversion transceiver for IEEE 802.15.3c.
ISSCC 2011: 160-162 |
| 7 | | Ahmed Musa,
Rui Murakami,
Takahiro Sato,
Win Chaivipas,
Kenichi Okada,
Akira Matsuzawa:
A Low Phase Noise Quadrature Injection Locked Frequency Synthesizer for MM-Wave Applications.
J. Solid-State Circuits 46(11): 2635-2649 (2011) |
| 6 | | Kenichi Okada,
Ning Li,
Kota Matsushita,
Keigo Bunsen,
Rui Murakami,
Ahmed Musa,
Takahiro Sato,
Hiroki Asada,
Naoki Takayama,
Shogo Ito,
Win Chaivipas,
Ryo Minami,
Tatsuya Yamaguchi,
Yasuaki Takeuchi,
Hiroyuki Yamagishi,
Makoto Noda,
Akira Matsuzawa:
A 60-GHz 16QAM/8PSK/QPSK/BPSK Direct-Conversion Transceiver for IEEE802.15.3c.
J. Solid-State Circuits 46(12): 2988-3004 (2011) |
| 2008 |
|---|
| 5 | | Ning Li,
Win Chaivipas,
Kenichi Okada,
Akira Matsuzawa:
Analysis of CMOS Transconductance Amplifiers for Sampling Mixers.
IEICE Transactions 91-C(6): 871-878 (2008) |
| 4 | | Win Chaivipas,
Kenichi Okada,
Akira Matsuzawa:
Spatial Sensitivity of Capacitors in Distributed Resonators and Its Application to Fine and Wide Frequency Tuning Digital Controlled Oscillators.
IEICE Transactions 91-C(6): 918-927 (2008) |
| 2007 |
|---|
| 3 | | Win Chaivipas,
Akira Matsuzawa:
Analysis and Design of Direct Reference Feed-Forward Compensation for Fast-Settling All-Digital Phase-Locked Loop.
IEICE Transactions 90-C(4): 793-801 (2007) |
| 2 | | Philipus Chandra Oh,
Akira Matsuzawa,
Win Chaivipas:
A Study on Fully Digital Clock Data Recovery Utilizing Time to Digital Converter.
IEICE Transactions 90-C(6): 1311-1314 (2007) |
| 2006 |
|---|
| 1 | | Win Chaivipas,
Akira Matsuzawa,
Philipus Chandra Oh:
Feedforward compensation technique for all digital phase locked loop based synthesizers.
ISCAS 2006 |
Data released under the ODC-BY 1.0 license — See also our legal information page