Sek M. Chai

	2011
19		Abelardo López-Lagunas, Sek M. Chai: Streaming Data Movement for Real-Time Image Analysis. Signal Processing Systems 62(1): 29-42 (2011)
	2010
18		Konstantis Daloukas, Christos D. Antonopoulos, Nikolaos Bellas, Sek M. Chai: Fisheye lens distortion correction on multicore and hardware accelerator platforms. IPDPS 2010: 1-10
17		Sek M. Chai, Branislav Kisacanin, Nikolaos Bellas: Special issue on embedded vision. Computer Vision and Image Understanding 114(11): 1115 (2010)
	2009
16		Nikolaos Bellas, Sek M. Chai, Malcolm Dwyer, Dan Linzmeier: Real-Time Fisheye Lens Distortion Correction Using Automatically Generated Streaming Accelerators. FCCM 2009: 149-156
15		Nikolaos Bellas, Sek M. Chai, Malcolm Dwyer, Dan Linzmeier, Abelardo López-Lagunas: Proteus: An architectural synthesis tool based on the stream programming paradigm. FPL 2009: 596-599
	2007
14		Nikolaos Bellas, Sek M. Chai, Malcolm Dwyer, Dan Linzmeier: An Architectural Framework for Automated Streaming Kernel Selection. IPDPS 2007: 1-7
13		Nikolaos Bellas, Sek M. Chai, Malcolm Dwyer, Dan Linzmeier: Mapping streaming architectures on reconfigurable platforms. SIGARCH Computer Architecture News 35(3): 2-8 (2007)
	2006
12		Nikolaos Bellas, Sek M. Chai, Malcolm Dwyer, Dan Linzmeier: Template-Based Generation of Streaming Accelators from a High Level Presentation. FCCM 2006: 345-346
11		Abelardo López-Lagunas, Sek M. Chai: Compiler Manipulation of Stream Descriptors for Data Access Optimization. ICPP Workshops 2006: 337-344
10		Nikolaos Bellas, Sek M. Chai, Malcolm Dwyer, Dan Linzmeier: FPGA implementation of a license plate recognition SoC using automatically generated streaming accelerators. IPDPS 2006
9		Abelardo López-Lagunas, Sek M. Chai: Memory bandwidth optimization through stream descriptors. SIGARCH Computer Architecture News 34(1): 57-64 (2006)
	2005
8		Sek M. Chai, Abelardo López-Lagunas: Streaming I/O for Imaging Applications. CAMP 2005: 178-183
	2002
7		Sek M. Chai, D. Scott Wills: Systolic Opportunities for Multidimensional Data Streams. IEEE Trans. Parallel Distrib. Syst. 13(4): 388-398 (2002)
	2000
6		Sek M. Chai, Tarek M. Taha, D. Scott Wills, James D. Meindl: Heterogeneous architecture models for interconnect-motivated system design. IEEE Trans. VLSI Syst. 8(6): 660-670 (2000)
	1999
5		Sek M. Chai, Antonio Gentile, D. Scott Wills: Impact of Power Density Limitation in Gigascale Integration for the SIMD Pixel Processor. ARVLSI 1999: 57-71
	1997
4		Chirag S. Patel, Sek M. Chai, Sudhakar Yalamanchili, David E. Schimmel: Power Constrained Design of Multiprocessor Interconnection Networks. ICCD 1997: 408-416
3		Phil May, Sek M. Chai, D. Scott Wills: HiPER-P: An Efficient, High-Performance Router for Multicomputer Interconnection Networks. PCRCW 1997: 103-118
2		Chirag S. Patel, Sek M. Chai, Sudhakar Yalamanchili, David E. Schimmel: Power/Performance Trade-offs for Direct Networks. PCRCW 1997: 231-246
	1993
1		D. Scott Wills, W. Stephen Lacy, Huy Cat, Michael A. Hopper, Ashutosh Razdan, Sek M. Chai: Pica: An Ultra-Light Processor for High-Througput Applications. ICCD 1993: 410-414

Coauthor Index

1	Christos D. Antonopoulos	[18]
2	Nikolaos Bellas	[10] [12] [13] [14] [15] [16] [17] [18]
3	Huy Cat	[1]
4	Konstantis Daloukas	[18]
5	Malcolm Dwyer	[10] [12] [13] [14] [15] [16]
6	Antonio Gentile	[5]
7	Michael A. Hopper	[1]
8	Branislav Kisacanin	[17]
9	W. Stephen Lacy	[1]
10	Dan Linzmeier	[10] [12] [13] [14] [15] [16]
11	Abelardo López-Lagunas	[8] [9] [11] [15] [19]
12	Phil May	[3]
13	James D. Meindl	[6]
14	Chirag S. Patel	[2] [4]
15	Ashutosh Razdan	[1]
16	David E. Schimmel	[2] [4]
17	Tarek M. Taha	[6]
18	D. Scott Wills	[1] [3] [5] [6] [7]
19	Sudhakar Yalamanchili	[2] [4]

Last update Sun May 27 04:04:01 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page