Sonia Chadha

	2008
1		Rohit Sharma, Vivek Kumar Sehgal, Nitin, Saumya Rawat, Vinodini Kapoor, Sonia Chadha: Time-Domain Analysis of VLSI Interconnects Considering Oscillatory Inputs. CDES 2008: 57-60

Coauthor Index

1	Vinodini Kapoor	[1]
2	Nitin	[1]
3	Saumya Rawat	[1]
4	Vivek Kumar Sehgal	[1]
5	Rohit Sharma	[1]

Last update Tue May 29 01:28:40 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page