Anthony Chan Carusone

Tony Chan Carusone

	2012
30		Ken Chang, Tony Chan Carusone, Ali Sheikholeslami, Bob Payne, Miki Moyal, John Stonick, Hisakatsu Yamaguchi: 10-40 Gb/s I/O design for data communications. ISSCC 2012: 502-503
	2011
29		Kentaro Yamamoto, Anthony Chan Carusone: A 1-1-1-1 MASH delta-sigma modulator using dynamic comparator-based OTAs. CICC 2011: 1-4
28		Shahriar Shahramian, Adam Hart, Alexander Tomkins, Anthony Chan Carusone, Patrice Garcia, Pascal Chevalier, Sorin P. Voinigescu: Design of a Dual W- and D-Band PLL. J. Solid-State Circuits 46(5): 1011-1022 (2011)
27		Masum Hossain, Anthony Chan Carusone: 7.4 Gb/s 6.8 mW Source Synchronous Receiver in 65 nm CMOS. J. Solid-State Circuits 46(6): 1337-1348 (2011)
26		Anthony Chan Carusone, Hemesh Yasotharan, Tony Shuo-Chun Kao: CMOS Technology Scaling Considerations for Multi-Gbps Optical Receivers With Integrated Photodetectors. J. Solid-State Circuits 46(8): 1832-1842 (2011)
	2010
25		Dustin Dunwell, Anthony Chan Carusone: Gain and equalization adaptation to optimize the vertical eye opening in a wireline receiver. CICC 2010: 1-4
24		Anthony Chan Carusone, Hemesh Yasotharan, Tony Shuo-Chun Kao: Progress and trends in multi-Gbps optical receivers with CMOS integrated photodetectors. CICC 2010: 1-8
23		Dustin Dunwell, Anthony Chan Carusone: A 15-Gb/s preamplifier with 10-dB gain control and 8-mV sensitivity in 65-nm CMOS. ISCAS 2010: 205-208
22		Masum Hossain, Anthony Chan Carusone: A 6.8mW 7.4Gb/s clock-forwarded receiver with up to 300MHz jitter tracking in 65nm CMOS. ISSCC 2010: 158-159
21		Masum Hossain, Anthony Chan Carusone: Multi-Gb/s Bit-by-Bit Receiver Architectures for 1-D Partial-Response Channels. IEEE Trans. on Circuits and Systems 57-I(1): 270-279 (2010)
20		Tony Shuo-Chun Kao, Faisal A. Musa, Anthony Chan Carusone: A 5-Gbit/s CMOS Optical Receiver With Integrated Spatially Modulated Light Detector and Equalization. IEEE Trans. on Circuits and Systems 57-I(11): 2844-2857 (2010)
19		Masum Hossain, Anthony Chan Carusone: 5-10 Gb/s 70 mW Burst Mode AC Coupled Receiver in 90-nm CMOS. J. Solid-State Circuits 45(3): 524-537 (2010)
	2009
18		Anthony Chan Carusone, Franco Maloberti: An Anti-aliasing Multi-rate SigmaDelta Modulator. ISCAS 2009: 1329-1332
17		Anthony Chan Carusone, Yehea Ismail, Un-Ku Moon, Hanspeter Schmid, Wouter A. Serdijn, Gianluca Setti: Guest Editorial Special Issue on ISCAS 2008. IEEE Trans. on Circuits and Systems 56-I(5): 861-864 (2009)
16		Anthony Chan Carusone, Horace Cheng, Faisal A. Musa: A 32/16-Gb/s Dual-Mode Pulsewidth Modulation Pre-Emphasis (PWM-PE) Transmitter With 30-dB Loss Compensation Using a High-Speed CML Design Methodology. IEEE Trans. on Circuits and Systems 56-I(8): 1794-1806 (2009)
15		Anthony Chan Carusone, Un-Ku Moon: Introducing Jump-Start Tutorials. IEEE Trans. on Circuits and Systems 56-II(8): 613 (2009)
	2008
14		Faisal A. Musa, Anthony Chan Carusone: A passive filter aided timing recovery scheme. ISCAS 2008: 3065-3068
13		Ahmad Darabiha, Anthony Chan Carusone, Frank R. Kschischang: Block-Interlaced LDPC Decoders With Reduced Interconnect Complexity. IEEE Trans. on Circuits and Systems 55-II(1): 74-78 (2008)
12		Jennifer Pham, Anthony Chan Carusone: A Time-Interleaved DeltaSigma-DAC Architecture Clocked at the Nyquist Rate. IEEE Trans. on Circuits and Systems 55-II(9): 858-862 (2008)
	2007
11		Mike Bichan, Anthony Chan Carusone: Crosstalk-Aware Transmitter Pulse-Shaping for Parallel Chip-to-Chip Links. ISCAS 2007: 189-192
	2006
10		Ahmad Darabiha, Anthony Chan Carusone, Frank R. Kschischang: A bit-serial approximate min-sum LDPC decoder and FPGA implementation. ISCAS 2006
	2005
9		Jonathan Sewter, Anthony Chan Carusone: A comparison of equalizers for compensating polarization-mode dispersion in 40-Gb/s optical systems. ISCAS (2) 2005: 1521-1524
8		Anthony Chan Carusone: Jitter equalization for binary baseband communication. ISCAS (2) 2005: 936-939
7		Ahmad Darabiha, Anthony Chan Carusone, Frank R. Kschischang: Multi-Gbit/sec low density parity check decoders with reduced interconnect complexity. ISCAS (5) 2005: 5194-5197
	2004
6		Shahriar Shahramian, Tony Chan Carusone: Hardware reduction by combining pipelined A/D conversion and FIR filtering for channel equalization. ISCAS (3) 2004: 489-492
	2003
5		Denis Daly, Anthony Chan Carusone: A sigma-delta based open-loop frequency modulator. ISCAS (1) 2003: 929-932
4		Faisal A. Musa, Anthony Chan Carusone: Clock recovery in high-speed multilevel serial links. ISCAS (5) 2003: 449-452
	2002
3		Anthony Chan Carusone, David A. Johns: Analog filter adaptation using a dithered linear search algorithm. ISCAS (4) 2002: 269-272
2		Anthony Chan Carusone, David A. Johns: A 5th order Gm-C filter in 0.25 µm CMOS with digitally programmable poles and zeroes. ISCAS (4) 2002: 635-638
	1999
1		Anthony Chan Carusone, David A. Johns: Obtaining digital gradient signals for analog adaptive filters. ISCAS (3) 1999: 54-57

Coauthor Index

1	Mike Bichan	[11]
2	Ken Chang (Kun-Yung Ken Chang)	[30]
3	Horace Cheng	[16]
4	Pascal Chevalier	[28]
5	Denis Daly	[5]
6	Ahmad Darabiha	[7] [10] [13]
7	Dustin Dunwell	[23] [25]
8	Patrice Garcia	[28]
9	Adam Hart	[28]
10	Masum Hossain	[19] [21] [22] [27]
11	Yehea Ismail	[17]
12	David A. Johns	[1] [2] [3]
13	Tony Shuo-Chun Kao	[20] [24] [26]
14	Frank R. Kschischang	[7] [10] [13]
15	Franco Maloberti	[18]
16	Un-Ku Moon	[15] [17]
17	Miki Moyal	[30]
18	Faisal A. Musa	[4] [14] [16] [20]
19	Bob Payne	[30]
20	Jennifer Pham	[12]
21	Hanspeter Schmid	[17]
22	Wouter A. Serdijn	[17]
23	Gianluca Setti	[17]
24	Jonathan Sewter	[9]
25	Shahriar Shahramian	[6] [28]
26	Ali Sheikholeslami	[30]
27	John Stonick	[30]
28	Alexander Tomkins	[28]
29	Sorin P. Voinigescu	[28]
30	Hisakatsu Yamaguchi	[30]
31	Kentaro Yamamoto	[29]
32	Hemesh Yasotharan	[24] [26]

Colors in the list of coauthors

Last update Sun May 27 04:04:01 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page