Luis Vitório Cargnini

	2011
6		Weisheng Zhao, Lionel Torres, Yoann Guillemenet, Luis Vitório Cargnini, Yahya Lakys, Jacques-Olivier Klein, Dafine Ravelosona, Gilles Sassatelli, Claude Chappert: Design of MRAM based logic circuits and its applications. ACM Great Lakes Symposium on VLSI 2011: 431-436
5		Lyonel Barthe, Luis Vitório Cargnini, Pascal Benoit, Lionel Torres: Optimizing an Open-Source Processor for FPGAs: A Case Study. FPL 2011: 551-556
4		Lyonel Barthe, Luis Vitório Cargnini, Pascal Benoit, Lionel Torres: The SecretBlaze: A Configurable and Cost-Effective Open-Source Soft-Core Processor. IPDPS Workshops 2011: 310-313
3		Weisheng Zhao, Y. Zhang, Yahya Lakys, Jacques-Olivier Klein, Daniel Etiemble, D. Revelosona, Claude Chappert, Lionel Torres, Luis Vitório Cargnini, R. M. Brum, Yoann Guillemenet, Gilles Sassatelli: Embedded MRAM for high-speed computing. VLSI-SoC 2011: 37-42
	2010
2		Luis Vitório Cargnini, Yoann Guillemenet, Lionel Torres, Gilles Sassatelli: Improving the Reliability of a FPGA Using Fault-Tolerance Mechanism Based on Magnetic Memory (MRAM). ReConFig 2010: 150-155
	2007
1		Gabriel Marchesan Almeida, Eduardo Augusto Bezerra, Luis Vitório Cargnini, Rubem Dutra Ribeiro Fagundes, Daniel Gomes Mesquita: A Reed-Solomon Algorithm for FPGA Area Optimization in Space Applications. AHS 2007: 243-249

Coauthor Index

1	Gabriel Marchesan Almeida	[1]
2	Lyonel Barthe	[4] [5]
3	Pascal Benoit	[4] [5]
4	Eduardo Augusto Bezerra	[1]
5	R. M. Brum	[3]
6	Claude Chappert	[3] [6]
7	Daniel Etiemble	[3]
8	Rubem Dutra Ribeiro Fagundes	[1]
9	Yoann Guillemenet	[2] [3] [6]
10	Jacques-Olivier Klein	[3] [6]
11	Yahya Lakys	[3] [6]
12	Daniel Gomes Mesquita	[1]
13	Dafine Ravelosona	[6]
14	D. Revelosona	[3]
15	Gilles Sassatelli	[2] [3] [6]
16	Lionel Torres	[2] [3] [4] [5] [6]
17	Y. Zhang	[3]
18	Weisheng Zhao	[3] [6]

Last update Sun May 27 04:04:01 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page