![]() | ![]() |
| 1996 | ||
|---|---|---|
| 3 | Michel R. C. M. Berkelaar, Pim H. W. Buurman, Jochen A. G. Jess: Computing the entire active area/power consumption versus delay tradeoff curve for gate sizing with a piecewise linear simulator. IEEE Trans. on CAD of Integrated Circuits and Systems 15(11): 1424-1434 (1996) | |
| 1994 | ||
| 2 | Michel R. C. M. Berkelaar, Pim H. W. Buurman, Jochen A. G. Jess: Computing the entire active area/power consumption versus delay trade-off curve for gate sizing with a piecewise linear simulator. ICCAD 1994: 474-480 | |
| 1993 | ||
| 1 | Hans Fleurkens, Pim H. W. Buurman: Flexible Mixed-mode and Mixed-level Simulation. ISCAS 1993: 2137-2140 | |
| 1 | Michel R. C. M. Berkelaar | [2] [3] |
| 2 | Hans Fleurkens | [1] |
| 3 | Jochen A. G. Jess | [2] [3] |
Colors in the list of coauthors
Last update Sun May 27 04:04:01 2012 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page