Natalino G. Busá

	2003
6		Bart Mesman, Qin Zhao, Natalino G. Busá, Katarzyna Leijten-Nowak: Reconfigurable Instruction-Set Application-Tuning for DSP. Journal of Circuits, Systems, and Computers 12(3): 333-352 (2003)
	2002
5		Natalino G. Busá, Ghiath Alkadi, Michael Verberne, Rafael Peset Llopis, Sethuraman Ramanatha: RAPIDO: A Modular, Multi-Board, Heterogeneous Multi-Processor, PCI Bus Based Prototyping Framework for the Validation of SoC VLSI Designs. IEEE International Workshop on Rapid System Prototyping 2002: 159-165
4		Carles Rodoreda Sala, Natalino G. Busá: A Run-Time Word-Level Reconfigurable Coarse-Grain Functional Unit for a VLIW Processor. ISSS 2002: 44-49
3		André Nieuwland, Jeffrey Kang, Om Prakash Gangwal, Ramanathan Sethuraman, Natalino G. Busá, Kees Goossens, Rafael Peset Llopis, Paul E. R. Lippens: C-HEAP: A Heterogeneous Multi-Processor Architecture Template and Scalable and Flexible Protocol for the Design of Embedded Signal Processing Systems. Design Autom. for Emb. Sys. 7(3): 233-270 (2002)
	2001
2		Marco Bekooij, Loek J. M. Engels, Albert van der Werf, Natalino G. Busá: Functional units with conditional input/output behavior in VLIW processors. DATE 2001: 822
	2000
1		Natalino G. Busá, Albert van der Werf, Marco Bekooij: Scheduling Coarse-Grain Operations for VLIW Processors. ISSS 2000: 47-54

Coauthor Index

1	Ghiath Alkadi	[5]
2	Marco Bekooij (Marco Jan Gerrit Bekooij)	[1] [2]
3	Loek J. M. Engels	[2]
4	Om Prakash Gangwal	[3]
5	Kees G. W. Goossens (Kees Goossens)	[3]
6	Jeffrey Kang	[3]
7	Katarzyna Leijten-Nowak	[6]
8	Paul E. R. Lippens	[3]
9	Rafael Peset Llopis	[3] [5]
10	Bart Mesman	[6]
11	André Nieuwland	[3]
12	Sethuraman Ramanatha	[5]
13	Carles Rodoreda Sala	[4]
14	Ramanathan Sethuraman	[3]
15	Michael Verberne	[5]
16	Albert van der Werf	[1] [2]
17	Qin Zhao	[6]

Colors in the list of coauthors

Last update Sun May 27 04:04:01 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page