dblp.uni-trier.dewww.dagstuhl.dewww.uni-trier.de

Hung Tien Bui Coauthor index pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2011
11Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMichel Voyer, Sylvain-Robert Rivard, Luc Morin, Hung Tien Bui: Rapid prototyping of the Goertzel algorithm for hardware acceleration of exon prediction. ISCAS 2011: 85-88
2010
10Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJogendra Singh Thongam, Pierre Bouchard, Valentin Giurgiu, Hung Tien Bui, Mohand Ouhrouche: Sensorless vector control of PMSG for variable speed wind energy applications. CCECE 2010: 1-5
9Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMarcel Siadjine Njinowa, Hung Tien Bui, François R. Boyer: Peak-to-peak jitter reduction technique for the Free-Running Period Synthesizer (FRPS). ISCAS 2010: 1312-1315
2008
8Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHung Tien Bui: Design of an all-digital variable length ring oscillator (VLRO) for clock synthesis. ISCAS 2008: 3422-3425
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHung Tien Bui, Yvon Savaria: Design of a High-Speed Differential Frequency-to-Voltage Converter and Its Application in a 5-GHz Frequency-Locked Loop. IEEE Trans. on Circuits and Systems 55-I(3): 766-774 (2008)
2007
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLBill Pontikakis, Hung Tien Bui, François R. Boyer, Yvon Savaria: A Low-Complexity High-Speed Clock Generator for Dynamic Frequency Scaling of FPGA and Standard-Cell Based Designs. ISCAS 2007: 633-636
2006
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHung Tien Bui, Yvon Savaria: High speed differential pulse-width control loop based on frequency-to-voltage converters. ACM Great Lakes Symposium on VLSI 2006: 53-56
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHung Tien Bui: Dual-Path and Diode-Tracking Active Inductors for MCML Gates. CCECE 2006: 1060-1063
2005
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHung Tien Bui, Yvon Savaria: A Generic Method for Embedded Measurement and Compensation of Process and Temperature Variations in SoCs. IWSOC 2005: 557-562
2004
2no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHung Tien Bui, Yvon Savaria: Shunt-peaking in MCML gates and its application in the design of a 20 Gb/s half-rate phase detector. ISCAS (4) 2004: 369-372
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHung Tien Bui, Yvon Savaria: 10 GHz PLL Using Active Shunt-Peaked MCML Gates and Improved Frequency Acquisition XOR Phase Detector in 0.18 µm CMOS. IWSOC 2004: 115-118

Coauthor Index

1Pierre Bouchard [10]
2François R. Boyer [6] [9]
3Valentin Giurgiu [10]
4Luc Morin [11]
5Marcel Siadjine Njinowa [9]
6Mohand Ouhrouche [10]
7Bill Pontikakis [6]
8Sylvain-Robert Rivard [11]
9Yvon Savaria [1] [2] [3] [5] [6] [7]
10Jogendra Singh Thongam [10]
11Michel Voyer [11]

Colors in the list of coauthors

Last update Sun May 27 04:04:01 2012 CET by the DBLP TeamThis material is Open Data Data released under the ODC-BY 1.0 license — See also our legal information page