dblp.uni-trier.dewww.dagstuhl.dewww.uni-trier.de

Nitin Borkar Coauthor index pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2012
11Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLShailendra Jain, Surhud Khare, Satish Yada, V. Ambili, Praveen Salihundam, Shiva Ramani, Sriram Muthukumar, M. Srinivasan, Arun Kumar, Shasi Kumar, Rajaraman Ramanarayanan, Vasantha Erraguntla, Jason Howard, Sriram R. Vangal, Saurabh Dighe, Gregory Ruhl, Paolo A. Aseron, Howard Wilson, Nitin Borkar, Vivek De, Shekhar Borkar: A 280mV-to-1.2V wide-operating-range IA-32 processor in 32nm CMOS. ISSCC 2012: 66-68
10Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLPraveen Salihundam, Mohammed Asadullah Khan, Shailendra Jain, Yatin Hoskote, Satish Yada, Shasi Kumar, Vasantha Erraguntla, Sriram R. Vangal, Nitin Borkar: A Reconfigurable On-die Traffic Generator in 45nm CMOS for a 48 iA-32 Core Network-on-Chip. VLSI Design 2012: 292-297
2011
9Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJason Howard, Saurabh Dighe, Sriram R. Vangal, Gregory Ruhl, Nitin Borkar, Shailendra Jain, Vasantha Erraguntla, Michael Konow, Michael Riepen, Matthias Gries, Guido Droege, Tor Lund-Larsen, Sebastian Steibl, Shekhar Borkar, Vivek K. De, Rob F. Van der Wijngaart: A 48-Core IA-32 Processor in 45 nm CMOS Using On-Die Message-Passing and DVFS for Performance and Power Scaling. J. Solid-State Circuits 46(1): 173-183 (2011)
8Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSaurabh Dighe, Sriram R. Vangal, Paolo A. Aseron, Shasi Kumar, Tiju Jacob, Keith A. Bowman, Jason Howard, James Tschanz, Vasantha Erraguntla, Nitin Borkar, Vivek K. De, Shekhar Borkar: Within-Die Variation-Aware Dynamic-Voltage-Frequency-Scaling With Optimal Core Allocation and Thread Hopping for the 80-Core TeraFLOPS Processor. J. Solid-State Circuits 46(1): 184-193 (2011)
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLPraveen Salihundam, Shailendra Jain, Tiju Jacob, Shasi Kumar, Vasantha Erraguntla, Yatin Hoskote, Sriram R. Vangal, Gregory Ruhl, Nitin Borkar: A 2 Tb/s 6 , ˟, 4 Mesh Network for a Single-Chip Cloud Computer With DVFS in 45 nm CMOS. J. Solid-State Circuits 46(4): 757-766 (2011)
2010
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJason Howard, Saurabh Dighe, Yatin Hoskote, Sriram R. Vangal, David Finan, Gregory Ruhl, David Jenkins, Howard Wilson, Nitin Borkar, Gerhard Schrom, Fabric Pailet, Shailendra Jain, Tiju Jacob, Satish Yada, Sraven Marella, Praveen Salihundam, Vasantha Erraguntla, Michael Konow, Michael Riepen, Guido Droege, Joerg Lindemann, Matthias Gries, Thomas Apel, Kersten Henriss, Tor Lund-Larsen, Sebastian Steibl, Shekhar Borkar, Vivek De, Rob F. Van der Wijngaart, Timothy G. Mattson: A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS. ISSCC 2010: 108-109
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSaurabh Dighe, Sriram R. Vangal, Paolo A. Aseron, Shasi Kumar, Tiju Jacob, Keith A. Bowman, Jason Howard, James Tschanz, Vasantha Erraguntla, Nitin Borkar, Vivek De, Shekhar Borkar: Within-die variation-aware dynamic-voltage-frequency scaling core mapping and thread hopping for an 80-core processor. ISSCC 2010: 174-175
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLTimothy G. Mattson, Michael Riepen, Thomas Lehnig, Paul Brett, Werner Haas, Patrick Kennedy, Jason Howard, Sriram R. Vangal, Nitin Borkar, Gregory Ruhl, Saurabh Dighe: The 48-core SCC Processor: the Programmer's View. SC 2010: 1-11
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLShailendra Jain, Vasantha Erraguntla, Sriram R. Vangal, Yatin Hoskote, Nitin Borkar, Tulasi Mandepudi, V. P. Karthik: A 90mW/GFlop 3.4GHz Reconfigurable Fused/Continuous Multiply-Accumulator for Floating-Point and Integer Operands in 65nm. VLSI Design 2010: 252-257
2007
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYatin Hoskote, Sriram R. Vangal, Arvind Singh, Nitin Borkar, Shekhar Borkar: A 5-GHz Mesh Interconnect for a Teraflops Processor. IEEE Micro 27(5): 51-61 (2007)
2004
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSiva Narendra, Vasantha Erraguntla, James Tschanz, Nitin Borkar: Design Challenges in Sub-100nm High Performance Microprocessors. VLSI Design 2004: 15-17

Coauthor Index

1V. Ambili [11]
2Thomas Apel [6]
3Paolo A. Aseron [5] [8] [11]
4Shekhar Y. Borkar (Shekhar Borkar) [2] [5] [6] [8] [9] [11]
5Keith A. Bowman [5] [8]
6Paul Brett [4]
7Vivek De (Vivek K. De) [5] [6] [8] [9] [11]
8Saurabh Dighe [4] [5] [6] [8] [9] [11]
9Guido Droege [6] [9]
10Vasantha Erraguntla [1] [3] [5] [6] [7] [8] [9] [10] [11]
11David Finan [6]
12Matthias Gries [6] [9]
13Werner Haas [4]
14Kersten Henriss [6]
15Yatin Hoskote [2] [3] [6] [7] [10]
16Jason Howard [4] [5] [6] [8] [9] [11]
17Tiju Jacob [5] [6] [7] [8]
18Shailendra Jain [3] [6] [7] [9] [10] [11]
19David Jenkins [6]
20V. P. Karthik [3]
21Patrick Kennedy [4]
22Mohammed Asadullah Khan [10]
23Surhud Khare [11]
24Michael Konow [6] [9]
25Arun Kumar [11]
26Shasi Kumar [5] [7] [8] [10] [11]
27Thomas Lehnig [4]
28Joerg Lindemann [6]
29Tor Lund-Larsen [6] [9]
30Tulasi Mandepudi [3]
31Sraven Marella [6]
32Timothy G. Mattson [4] [6]
33Sriram Muthukumar [11]
34Siva Narendra [1]
35Fabric Pailet [6]
36Rajaraman Ramanarayanan [11]
37Shiva Ramani [11]
38Michael Riepen [4] [6] [9]
39Gregory Ruhl [4] [6] [7] [9] [11]
40Praveen Salihundam [6] [7] [10] [11]
41Gerhard Schrom [6]
42Arvind Singh [2]
43M. Srinivasan [11]
44Sebastian Steibl [6] [9]
45James Tschanz (James W. Tschanz) [1] [5] [8]
46Sriram R. Vangal [2] [3] [4] [5] [6] [7] [8] [9] [10] [11]
47Rob F. Van der Wijngaart [6] [9]
48Howard Wilson [6] [11]
49Satish Yada [6] [10] [11]

Last update Sun May 27 04:04:01 2012 CET by the DBLP TeamThis material is Open Data Data released under the ODC-BY 1.0 license — See also our legal information page