![]() | ![]() |
| 2008 | ||
|---|---|---|
| 1 | Satish Anand Verkila, Siva Kumar Bondada, Bharadwaj S. Amrutur: A 100MHz to 1GHz, 0.35V to 1.5V Supply 256 x 64 SRAM Block Using Symmetrized 9T SRAM Cell with Controlled Read. VLSI Design 2008: 560-565 | |
| 1 | Bharadwaj S. Amrutur (Bharadwaj Amrutur) | [1] |
| 2 | Satish Anand Verkila | [1] |
Data released under the ODC-BY 1.0 license — See also our legal information page