dblp.uni-trier.dewww.dagstuhl.dewww.uni-trier.de

David Bol Coauthor index pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2012
15Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLDavid Bol, Julien De Vos, Cédric Hocquet, Francois Botman, François Durvaux, Sarah Boyd, Denis Flandre, Jean-Didier Legat: A 25MHz 7μW/MHz ultra-low-voltage microcontroller SoC in 65nm LP/GP CMOS for low-carbon wireless sensor nodes. ISSCC 2012: 490-492
14Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJulien De Vos, Denis Flandre, David Bol: Pushing Adaptive Voltage Scaling Fully on Chip. J. Low Power Electronics 8(1): 95-112 (2012)
2011
13Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAlessandro Barenghi, Cédric Hocquet, David Bol, François-Xavier Standaert, Francesco Regazzoni, Israel Koren: Exploring the Feasibility of Low Cost Fault Injection Attacks on Sub-threshold Devices through an Example of a 65nm AES Implementation. RFIDSec 2011: 48-60
12Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLCédric Hocquet, Dina Kamel, Francesco Regazzoni, Jean-Didier Legat, Denis Flandre, David Bol, François-Xavier Standaert: Harvesting the potential of nano-CMOS for lightweight cryptography: an ultra-low-voltage 65 nm AES coprocessor for passive RFID tags. J. Cryptographic Engineering 1(1): 79-86 (2011)
2010
11Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLDavid Bol, Cédric Hocquet, Denis Flandre, Jean-Didier Legat: Robustness-aware sleep transistor engineering for power-gated nanometer subthreshold circuits. ISCAS 2010: 1484-1487
10Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLDavid Bol, Denis Flandre, Jean-Didier Legat: Nanometer MOSFET Effects on the Minimum-Energy Point of Sub-45nm Subthreshold Logic---Mitigation at Technology and Circuit Levels. ACM Trans. Design Autom. Electr. Syst. 16(1): 2 (2010)
2009
9Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLDavid Bol, Denis Flandre, Jean-Didier Legat: Technology flavor selection and adaptive techniques for timing-constrained 45nm subthreshold circuits. ISLPED 2009: 21-26
8Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLDavid Bol, Dina Kamel, Denis Flandre, Jean-Didier Legat: Nanometer MOSFET effects on the minimum-energy point of 45nm subthreshold logic. ISLPED 2009: 3-8
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLDavid Bol, Renaud Ambroise, Denis Flandre, Jean-Didier Legat: Interests and Limitations of Technology Scaling for Subthreshold Logic. IEEE Trans. VLSI Syst. 17(10): 1508-1519 (2009)
2008
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLDavid Bol, Renaud Ambroise, Denis Flandre, Jean-Didier Legat: Analysis and minimization of practical energy in 45nm subthreshold logic circuits. ICCD 2008: 294-300
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLDavid Bol, Renaud Ambroise, Denis Flandre, Jean-Didier Legat: Impact of Technology Scaling on Digital Subthreshold Circuits. ISVLSI 2008: 179-184
2007
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLDavid Bol, Ilham Hassoune, David Levacq, Denis Flandre, Jean-Didier Legat: Efficient Multiple-Valued Signed-Digit Full Adder Based on NDR MOS Structures and its Application to an N-bit Current-Mode Constant-Time Adder. Multiple-Valued Logic and Soft Computing 13(1-2): 61-78 (2007)
2006
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLGuerric Meurice de Dormale, Renaud Ambroise, David Bol, Jean-Jacques Quisquater, Jean-Didier Legat: Low-Cost Elliptic Curve Digital Signature Coprocessor for Smart Cards. ASAP 2006: 347-353
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLPhilippe Manet, Renaud Ambroise, David Bol, Marc Baltus, Jean-Didier Legat: Low Power Techniques Applied to a 80C51 Microcontroller for High Temperature Applications. J. Low Power Electronics 2(1): 95-104 (2006)
2005
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLPhilippe Manet, David Bol, Renaud Ambroise, Jean-Didier Legat: Low Power Techniques Applied to a 80C51 Microcontroller for High Temperature Applications. PATMOS 2005: 19-29

Coauthor Index

1Renaud Ambroise [1] [2] [3] [5] [6] [7]
2Marc Baltus [2]
3Alessandro Barenghi [13]
4Francois Botman [15]
5Sarah Boyd [15]
6Guerric Meurice de Dormale [3]
7François Durvaux [15]
8Denis Flandre [4] [5] [6] [7] [8] [9] [10] [11] [12] [14] [15]
9Ilham Hassoune [4]
10Cédric Hocquet [11] [12] [13] [15]
11Dina Kamel [8] [12]
12Israel Koren [13]
13Jean-Didier Legat [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [15]
14David Levacq [4]
15Philippe Manet [1] [2]
16Jean-Jacques Quisquater [3]
17Francesco Regazzoni [12] [13]
18François-Xavier Standaert [12] [13]
19Julien De Vos [14] [15]

Last update Sun May 27 04:04:01 2012 CET by the DBLP TeamThis material is Open Data Data released under the ODC-BY 1.0 license — See also our legal information page