Eduardo I. Boemo

	2008
19		David M. Cambre, Eduardo I. Boemo, Elias Todorovich: Arithmetic Operations and Their Energy Consumption in the Nios II Embedded Processor. ReConFig 2008: 151-156
	2006
18		J. Gonzalez-Gomez, Ivan Gonzalez, Francisco J. Gomez-Arribas, Eduardo I. Boemo: Evaluation of a Locomotion Algorithm for Worm-Like Robots on FPGA-Embedded Processors. ARC 2006: 24-29
17		Elias Todorovich, Eduardo I. Boemo: A-B Nodes Classification for Power Estimation. FPL 2006: 1-6
	2005
16		J. Gonzalez-Gomez, Eduardo I. Boemo: Motion of Minimal Configurations of a Modular Robot: Sinusoidal, Lateral Rolling and Lateral Shift. CLAWAR 2005: 667-674
15		Elias Todorovich, Fabian Angarita, Javier Valls, Eduardo I. Boemo: Statistical Power Estimation for FPGA. FPL 2005: 515-518
	2004
14		Elias Todorovich, Eduardo I. Boemo, F. Cardells, Javier Valls: Power analysis and estimation tool integrated with XPOWER. FPGA 2004: 259
13		Sergio López-Buedo, Eduardo I. Boemo: Making visible the thermal behaviour of embedded microprocessors on FPGAs: a progress report. FPGA 2004: 79-86
12		Gustavo Sutter, Jean-Pierre Deschamps, Gery Bioul, Eduardo I. Boemo: Power Aware Dividers in FPGA. PATMOS 2004: 574-584
11		C. M. Gonzalez, Hilda A. Larrondo, C. A. Gayoso, L. J. Arnone, Eduardo I. Boemo: Digital Signal Transmission with Chaotic Encryption: Design and Evaluation of a FPGA Realization CoRR cs.CR/0402056: (2004)
	2002
10		Sergio López-Buedo, Paula Riviere, Pablo Pernas, Eduardo I. Boemo: Run-Time Reconfiguration to Check Temperature in Custom Computers: An Application of JBits Technology. FPL 2002: 162-170
9		Elias Todorovich, M. Gilabert, Gustavo Sutter, Sergio López-Buedo, Eduardo I. Boemo: A Tool for Activity Estimation in FPGAs. FPL 2002: 340-349
8		Gustavo Sutter, Elias Todorovich, Sergio López-Buedo, Eduardo I. Boemo: FSM Decomposition for Low Power in FPGA. FPL 2002: 350-359
7		Gustavo Sutter, Elias Todorovich, Sergio López-Buedo, Eduardo I. Boemo: Low-Power FSMs in FPGA: Encoding Alternatives. PATMOS 2002: 363-370
	2000
6		Sergio López-Buedo, Javier Garrido, Eduardo I. Boemo: Thermal Testing on Reconfigurable Computers. IEEE Design & Test of Computers 17(1): 84-91 (2000)
	1999
5		Javier Valls, T. Sansaloni, M. M. Peiro, Eduardo I. Boemo: Fast FPGA-based pipelined digit-serial/parallel multipliers. ISCAS (1) 1999: 482-485
	1998
4		Eduardo I. Boemo, Sergio López-Buedo, Juan M. Meneses: Some experiments about wave pipelining on FPGA's. IEEE Trans. VLSI Syst. 6(2): 232-237 (1998)
	1997
3		Eduardo I. Boemo, Sergio López-Buedo: Thermal monitoring on FPGAs using ring-oscillators. FPL 1997: 69-78
	1996
2		Eduardo I. Boemo, Sergio López-Buedo, Juan M. Meneses: The Wave Pipeline Effect on LUT-Based FPGA Architectures. FPGA 1996: 45-50
	1995
1		Eduardo I. Boemo, Guillermo González de Rivera, Sergio López-Buedo, Juan M. Meneses: Some Notes on Power Management on FPGA-Based Systems. FPL 1995: 149-157

Coauthor Index

1	Fabian Angarita	[15]
2	L. J. Arnone	[11]
3	Gery Bioul	[12]
4	David M. Cambre	[19]
5	F. Cardells	[14]
6	Jean-Pierre Deschamps	[12]
7	Javier Garrido	[6]
8	C. A. Gayoso	[11]
9	M. Gilabert	[9]
10	Francisco J. Gomez-Arribas	[18]
11	C. M. Gonzalez	[11]
12	Ivan Gonzalez	[18]
13	J. Gonzalez-Gomez	[16] [18]
14	Hilda A. Larrondo	[11]
15	Sergio López-Buedo	[1] [2] [3] [4] [6] [7] [8] [9] [10] [13]
16	Juan M. Meneses	[1] [2] [4]
17	M. M. Peiro	[5]
18	Pablo Pernas	[10]
19	Guillermo González de Rivera	[1]
20	Paula Riviere	[10]
21	T. Sansaloni (Trinidad Sansaloni)	[5]
22	Gustavo Sutter	[7] [8] [9] [12]
23	Elias Todorovich	[7] [8] [9] [14] [15] [17] [19]
24	Javier Valls-Coquillat (Javier Valls)	[5] [14] [15]

Colors in the list of coauthors

Last update Sun May 27 04:04:01 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page