 | 2000 |
|---|
| 6 |       | Francesco Diotalevi,
Maurizio Valle,
Gian Marco Bo,
Daniele D. Caviglia:
A VLSI Architecture for Weight Perturbation on Chip Learning Implementation.
IJCNN (4) 2000: 219-226 |
| 5 | | Gian Marco Bo,
Daniele D. Caviglia,
Maurizio Valle:
An On-Chip Learning Neural Network.
IJCNN (4) 2000: 66-74 |
| 1999 |
|---|
| 4 |  | Francesco Diotalevi,
Gian Marco Bo,
Daniele D. Caviglia,
Maurizio Valle:
Evaluation and Validation of Local and Adaptive Weight Perturbation Learning Algorithms for Optical Characters Recognition Applications.
IIA/SOCO 1999 |
| 1998 |
|---|
| 3 | | Luigi Raffo,
Silvio P. Sabatini,
Gian Marco Bo,
Giacomo M. Bisio:
Analog VLSI circuits as physical structures for perception in early visual tasks.
IEEE Transactions on Neural Networks 9(6): 1483-1494 (1998) |
| 1997 |
|---|
| 2 | | Giacomo M. Bisio,
Gian Marco Bo,
M. Confalone,
Luigi Raffo,
Silvio P. Sabatini,
M. P. Zizola:
An Analog VLSI Computational Engine for Early Vision Tasks.
ICANN 1997: 1175-1180 |
| 1 | | Daniela Baratta,
Gian Marco Bo,
Daniele D. Caviglia,
Maurizio Valle,
Giovanni Canepa,
Riccardo Parenti,
Carla Penno:
A Hardware Implementation of Hierarchical Neural Networks for Real-Time Quality Contol Systems in Industrial Applications.
ICANN 1997: 1229-1234 |
Data released under the ODC-BY 1.0 license — See also our legal information page