Prasenjit Biswas

	2010
16		Prasenjit Biswas, Keshavan Varadarajan, Mythri Alle, S. K. Nandy, Ranjani Narayan: Design space exploration of systolic realization of QR factorization on a runtime reconfigurable platform. ICSAMOS 2010: 265-272
15		Prasenjit Biswas, Pramod P. Udupa, Rajdeep Mondal, Keshavan Varadarajan, Mythri Alle, S. K. Nandy, Ranjani Narayan: Accelerating Numerical Linear Algebra Kernels on a Scalable Run Time Reconfigurable Platform. ISVLSI 2010: 161-166
	2009
14		Alexander Fell, Mythri Alle, Keshavan Varadarajan, Prasenjit Biswas, Saptarsi Das, Jugantor Chetia, S. K. Nandy, Ranjani Narayan: Streaming FFT on REDEFINE-v2: an application-architecture design space exploration. CASES 2009: 127-136
13		Alexander Fell, Prasenjit Biswas, Jugantor Chetia, S. K. Nandy, Ranjani Narayan: Generic routing rules and a scalable access enhancement for the Network-on-Chip RECONNECT. SoCC 2009: 251-254
12		Mythri Alle, Keshavan Varadarajan, Alexander Fell, C. Ramesh Reddy, Joseph Nimmy, Saptarsi Das, Prasenjit Biswas, Jugantor Chetia, Adarsha Rao, S. K. Nandy, Ranjani Narayan: REDEFINE: Runtime reconfigurable polymorphic ASIC. ACM Trans. Embedded Comput. Syst. 9(2): (2009)
	2000
11		Prasenjit Biswas, Atsushi Hasegawa, Srinivas Mandaville, Mark Debbage, Andy Sturges, Fumio Arakawa, Yasuhiko Saito, Kunio Uchiyama: SH-5: The 64-Bit SuperH Architecture. IEEE Micro 20(4): 28-39 (2000)
	1994
10		Surapong Auwatanamongkol, Andrzej Ciepielewski, Prasenjit Biswas: Cut and Side-Effects in a Data-Driven Implementation of Prolog. New Generation Comput. 12(3): 223-250 (1994)
	1993
9		Behrooz Shirazi, Krishna M. Kavi, Ali R. Hurson, Prasenjit Biswas: PARSA: A Parallel Program Scheduling and Assessment Environment. ICPP 1993: 68-72
8		Dagung Lu, Prasenjit Biswas: An extended scheduling technique for software pipelining. Microprocessing and Microprogramming 37(1-5): 99-103 (1993)
	1991
7		Surapong Auwatanamongkol, Prasenjit Biswas: A Hybrid Architecture and Adaptive Scheduling for Parallel Execution of Logic Programs. ICPP (1) 1991: 17-20
	1988
6		Prasenjit Biswas, Chien-Chao Tseng: LogDf: A Data-Driven Abstract Machine Model for Parallel Execution of Logic Programs. FGCS 1988: 1059-1070
5		Prasenjit Biswas, Shyh-Chang Su, David Y. Y. Yun: A Scalable Abstract Machine Model to Support Limited-OR (LOR) / Restricted-AND Parallelism (RAP) in Logic Programs. ICLP/SLP 1988: 1160-1179
4		Chien-Chao Tseng, Prasenjit Biswas: A Data-Driven Parallel Execution Model for Logic Programs. ICLP/SLP 1988: 1204-1222
3		Prasenjit Biswas, Arun K. Majumdar: A Fuzzy Hybrid Model for Pattern Classification. Pattern Recognition 1988: 183-192
	1985
2		Prasenjit Biswas, Subrata Dasgupta: Architectural support for variable addressing in Ada - A design approach. International Journal of Parallel Programming 14(1): 51-72 (1985)
	1983
1		Prasenjit Biswas, Arun K. Majumdar: A supervised learning algorithm for hierarchical classification of fuzzy patterns. Inf. Sci. 31(2): 91-106 (1983)

Coauthor Index

1	Mythri Alle	[12] [14] [15] [16]
2	Fumio Arakawa	[11]
3	Surapong Auwatanamongkol	[7] [10]
4	Jugantor Chetia	[12] [13] [14]
5	Andrzej Ciepielewski	[10]
6	Saptarsi Das	[12] [14]
7	Subrata Dasgupta	[2]
8	Mark Debbage	[11]
9	Alexander Fell	[12] [13] [14]
10	Atsushi Hasegawa	[11]
11	Ali R. Hurson (A. R. Hurson)	[9]
12	Krishna M. Kavi	[9]
13	Dagung Lu	[8]
14	Arun K. Majumdar	[1] [3]
15	Srinivas Mandaville	[11]
16	Rajdeep Mondal	[15]
17	S. K. Nandy (Soumitra Kumar Nandy)	[12] [13] [14] [15] [16]
18	Ranjani Narayan	[12] [13] [14] [15] [16]
19	Joseph Nimmy	[12]
20	Adarsha Rao	[12]
21	C. Ramesh Reddy	[12]
22	Yasuhiko Saito	[11]
23	Behrooz Shirazi	[9]
24	Andy Sturges	[11]
25	Shyh-Chang Su	[5]
26	Chien-Chao Tseng	[4] [6]
27	Kunio Uchiyama	[11]
28	Pramod P. Udupa	[15]
29	Keshavan Varadarajan	[12] [14] [15] [16]
30	David Y. Y. Yun	[5]

Colors in the list of coauthors

Last update Sun May 27 04:04:01 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page