![]() | ![]() |
| 2011 | ||
|---|---|---|
| 6 | David Rennie, David Li, Manoj Sachdev, Bharat L. Bhuva, Srikanth Jagannathan, Shi-Jie Wen, Rick Wong: Performance, metastability and soft-error robustness tradeoffs for flip-flops in 40nm CMOS. CICC 2011: 1-4 | |
| 5 | Daniel B. Limbrick, Suge Yue, William H. Robinson, Bharat L. Bhuva: Impact of Synthesis Constraints on Error Propagation Probability of Digital Circuits. DFT 2011: 103-111 | |
| 2008 | ||
| 4 | Patrick R. Fleming, Brian D. Olson, W. Timothy Holman, Bharat L. Bhuva, Lloyd W. Massengill: Design Technique for Mitigation of Soft Errors in Differential Switched-Capacitor Circuits. IEEE Trans. on Circuits and Systems 55-II(9): 838-842 (2008) | |
| 1993 | ||
| 3 | Venkata S. Rangavajjhala, Bharat L. Bhuva, Sherra E. Kerns: Statistical degradation analysis of digital CMOS IC's. IEEE Trans. on CAD of Integrated Circuits and Systems 12(6): 837-844 (1993) | |
| 1992 | ||
| 2 | Neeraj Kaul, Gautam Biswas, Bharat L. Bhuva: Multi-level qualitative reasoning applied to CMOS digital circuits. AI in Engineering 7(3): 125-137 (1992) | |
| 1989 | ||
| 1 | Bharat L. Bhuva, John J. Paulos, Ronald S. Gyurcsik, Sherra E. Kerns: Switch-level simulation of total dose effects on CMOS VLSI circuits. IEEE Trans. on CAD of Integrated Circuits and Systems 8(9): 933-938 (1989) | |
Colors in the list of coauthors
Last update Sun May 27 04:04:01 2012 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page