 | 2011 |
|---|
| 6 |       | Abhishek Bhattacharjee,
Daniel Lustig,
Margaret Martonosi:
Shared last-level TLBs for chip multiprocessors.
HPCA 2011: 62-63 |
| 5 | | Abhishek Bhattacharjee,
Gilberto Contreras,
Margaret Martonosi:
Parallelization libraries: Characterizing and reducing overheads.
TACO 8(1): 5 (2011) |
| 2010 |
|---|
| 4 | | Abhishek Bhattacharjee,
Margaret Martonosi:
Inter-core cooperative TLB for chip multiprocessors.
ASPLOS 2010: 359-370 |
| 2009 |
|---|
| 3 | | Abhishek Bhattacharjee,
Margaret Martonosi:
Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors.
ISCA 2009: 290-301 |
| 2 | | Abhishek Bhattacharjee,
Margaret Martonosi:
Characterizing the TLB Behavior of Emerging Parallel Workloads on Chip Multiprocessors.
PACT 2009: 29-40 |
| 2008 |
|---|
| 1 | | Abhishek Bhattacharjee,
Gilberto Contreras,
Margaret Martonosi:
Full-system chip multiprocessor power evaluations using FPGA-based emulation.
ISLPED 2008: 335-340 |
Data released under the ODC-BY 1.0 license — See also our legal information page