![]() | ![]() |
| 2011 | ||
|---|---|---|
| 4 | Reid J. Riedlinger, Rohit Bhatia, Larry Biro, William J. Bowhill, Eric S. Fetzer, Paul E. Gronowski, Tom Grutkowski: A 32nm 3.1 billion transistor 12-wide-issue Itanium® processor for mission-critical servers. ISSCC 2011: 84-86 | |
| 2005 | ||
| 3 | Cameron McNairy, Rohit Bhatia: Montecito: A Dual-Core, Dual-Thread Itanium Processor. IEEE Micro 25(2): 10-20 (2005) | |
| 2004 | ||
| 2 | Carl Scafidi, J. Douglas Gibson, Rohit Bhatia: Validating the Itanium 2 Exception Control Unit: A Unit-Level Approach. IEEE Design & Test of Computers 21(2): 94-101 (2004) | |
| 2000 | ||
| 1 | Christopher Sadler, Sandeep K. S. Gupta, Rohit Bhatia: Applying predication to efficiently handle runtime class testing. SIGARCH Computer Architecture News 28(1): 34-42 (2000) | |
Colors in the list of coauthors
Last update Sun May 27 04:04:01 2012 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page