dblp.uni-trier.dewww.dagstuhl.dewww.uni-trier.de

Hamid Bessalah Coauthor index pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2009
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLNadjia Anane, Mohamed Anane, Hamid Bessalah, Mohamed Issad, Khadidja Messaoudi: Hardware algorithm for variable precision multiplication on FPGA. AICCSA 2009: 845-848
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMohamed Anane, Nadjia Anane, Hamid Bessalah, Mohamed Issad: Reconfigurable architecture for elementary functions evaluation. AICCSA 2009: 853-856
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLNouma Izeboudjen, Ahcene Farah, Hamid Bessalah, Ahmed Bouridene, Nassim Chikhi: High Level Design Approach for FPGA Implementation of ANNs. Encyclopedia of Artificial Intelligence 2009: 831-839
2008
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLF. Alim-Ferhat, Hamid Bessalah, Hassen Salhi, S. Seddiki, Mohamed Issad, O. Kerdjidj: WT-SOM network implementation on FPGA for the medical images compression. CSTST 2008: 464-468
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMohamed Anane, Hamid Bessalah, Mohamed Issad, Nadjia Anane, Hassen Salhi: Higher Radix and Redundancy Factor for Floating Point SRT Division. IEEE Trans. VLSI Syst. 16(6): 774-779 (2008)
2007
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLNouma Izeboudjen, Ahcene Farah, Hamid Bessalah, Ahmed Bouridene, Nassim Chikhi: Towards a Platform for FPGA Implementation of the MLP Based Back Propagation Algorithm. IWANN 2007: 497-505
2006
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAli Mahdoum, Nadjib Badache, Hamid Bessalah: An Efficient Assignment of Voltages and Optional Cycles for Maximizing Rewards in Real-Time Systems with Energy Constraints. J. Low Power Electronics 2(2): 189-200 (2006)

Coauthor Index

1F. Alim-Ferhat [4]
2Mohamed Anane [3] [6] [7]
3Nadjia Anane [3] [6] [7]
4Nadjib Badache [1]
5Ahmed Bouridene [2] [5]
6Nassim Chikhi [2] [5]
7Ahcene Farah [2] [5]
8Mohamed Issad [3] [4] [6] [7]
9Nouma Izeboudjen [2] [5]
10O. Kerdjidj [4]
11Ali Mahdoum [1]
12Khadidja Messaoudi [7]
13Hassen Salhi [3] [4]
14S. Seddiki [4]

Colors in the list of coauthors

Last update Sun May 27 04:04:01 2012 CET by the DBLP TeamThis material is Open Data Data released under the ODC-BY 1.0 license — See also our legal information page