Yves Berviller

	2011
14		Michael Guarisco, Eric Dabellani, Nicolas Marques, Hassan Rabah, Yves Berviller, Serge Weber: An efficient VLSI implementation of H.264/AVC intra-frame transcoder. ICECS 2011: 1-4
	2010
13		Afandi Ahmad, Abbes Amira, Michael Guarisco, Hassan Rabah, Yves Berviller: Efficient implementation of a 3-D medical imaging compression system using CAVLC. ICIP 2010: 3773-3776
	2009
12		Michael Guarisco, Hassan Rabah, Yves Berviller, Serge Weber, Said Belkouch: FPGA-based SoC for transcoding H264/AVC-SVC with low latency and high bitrate entropy coding. SoCC 2009: 423-426
11		Camel Tanougast, Michael Janiaut, Yves Berviller, Hassan Rabah, Serge Weber, Ahmed Bouridane: An Embedded and Programmable System Based FPGA for Real Time MPEG Stream Buffer Analysis. IEEE Trans. Circuits Syst. Video Techn. 19(2): 237-249 (2009)
	2007
10		Oscar Pérez, Yves Berviller, Camel Tanougast, Serge Weber: The Use of Runtime Reconfiguration on FPGA Circuits to Increase the Performance of the AES Algorithm Implementation. J. UCS 13(3): 349-362 (2007)
	2005
9		Michael Janiaut, Camel Tanougast, Hassan Rabah, Yves Berviller, Christian Mannino, Serge Weber: Configurable hardware implementation of a conceptual decoder for a real-time MPEG-2 analysis. FPL 2005: 386-390
	2004
8		Christian Mannino, Hassan Rabah, Camel Tanougast, Yves Berviller, Michael Janiaut, Serge Weber: FPGA Implementation of a Novel Architecture for PCR Related Measurements In DVB-T. ESA/VLSI 2004: 606-610
7		Christian Mannino, Hassan Rabah, Camel Tanougast, Yves Berviller, Michael Janiaut, Serge Weber: FPGA Implementation of a Novel All Digital PLL Architecture for PCR Related Measurements in DVB-T. FPL 2004: 1027-1031
6		Camel Tanougast, Yves Berviller, Christian Mannino, Hassan Rabah, Michael Janiaut, Serge Weber: SystemC Model of a MPEG-2 DVB-T Bit-Rate Measurement Architecture for FPGA Implementation. IEEE International Workshop on Rapid System Prototyping 2004: 157-163
	2003
5		Camel Tanougast, Yves Berviller, Philippe Brunet, Serge Weber: Automated RTR Temporal Partitioning for Reconfigurable Embedded Real-Time System Design. IPDPS 2003: 178
4		Philippe Brunet, Camel Tanougast, Yves Berviller, Serge Weber: Hardware Partitioning Software for Dynamically Reconfigurable SoC Design. IWSOC 2003: 106-111
3		Camel Tanougast, Yves Berviller, Serge Weber, Philippe Brunet: A Partitioning Methodology That Optimises the Area on Reconfigurable Real-Time Embedded Systems. EURASIP J. Adv. Sig. Proc. 2003(6): 494-501 (2003)
2		Camel Tanougast, Yves Berviller, Philippe Brunet, Serge Weber, Hassan Rabah: Temporal partitioning methodology optimizing FPGA resources for dynamically reconfigurable embedded real-time system. Microprocessors and Microsystems 27(3): 115-130 (2003)
	2000
1		Camel Tanougast, Yves Berviller, Serge Weber: Optimization of Motion Estimator for Run-Time-Reconfiguration Implementation. IPDPS Workshops 2000: 959-965

Coauthor Index

1	Afandi Ahmad	[13]
2	Abbes Amira	[13]
3	Said Belkouch	[12]
4	Ahmed Bouridane	[11]
5	Philippe Brunet	[2] [3] [4] [5]
6	Eric Dabellani	[14]
7	Michael Guarisco	[12] [13] [14]
8	Michael Janiaut	[6] [7] [8] [9] [11]
9	Christian Mannino	[6] [7] [8] [9]
10	Nicolas Marques	[14]
11	Oscar Pérez	[10]
12	Hassan Rabah	[2] [6] [7] [8] [9] [11] [12] [13] [14]
13	Camel Tanougast	[1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11]
14	Serge Weber	[1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [14]

Last update Sun May 27 04:04:01 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page