C. Leonard Berman

	1991
5		C. Leonard Berman, Louise Trevillyan: Global flow optimization in automatic logic design. IEEE Trans. on CAD of Integrated Circuits and Systems 10(5): 557-564 (1991)
4		C. Leonard Berman: Circuit width, register allocation, and ordered binary decision diagrams. IEEE Trans. on CAD of Integrated Circuits and Systems 10(8): 1059-1066 (1991)
	1989
3		Ravi Nair, C. Leonard Berman, Peter S. Hauge, Ellen J. Yoffa: Generation of performance constraints for layout. IEEE Trans. on CAD of Integrated Circuits and Systems 8(8): 860-874 (1989)
	1986
2		Louise Trevillyan, William H. Joyner Jr., C. Leonard Berman: Global Flow Analysis in Automatic Logic Design. IEEE Trans. Computers 35(1): 77-81 (1986)
	1981
1		John A. Darringer, William H. Joyner Jr., C. Leonard Berman, Louise Trevillyan: Logic Synthesis Through Local Transformations. IBM Journal of Research and Development 25(4): 272-280 (1981)

Coauthor Index

1	John A. Darringer	[1]
2	Peter S. Hauge	[3]
3	William H. Joyner Jr.	[1] [2]
4	Ravi Nair	[3]
5	Louise Trevillyan	[1] [2] [5]
6	Ellen J. Yoffa	[3]

Colors in the list of coauthors

Last update Sun May 27 04:04:01 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page