Yngvar Berg

	2010
54		Yngvar Berg: Ultra low-voltage bidirectional current mirror using clocked semi-floating-gate transistors. DDECS 2010: 93-98
53		Yngvar Berg, Mehdi Azadmehr: Reconfigurable pseudo floating-gate analog circuits. ICECS 2010: 211-214
52		Yngvar Berg: Novel high speed and ultra low voltage CMOS flip-flops. ICECS 2010: 293-296
51		Yngvar Berg: Novel ultra low voltage transconductance amplifier. ISCAS 2010: 1244-1247
50		Yngvar Berg: Ultra low voltage static carry generate circuit. ISCAS 2010: 1476-1479
49		Yngvar Berg: Low Voltage Semi Floating-Gate Binary to Multiple-Value and Multiple-Value to Binary Converters. ISMVL 2010: 79-82
48		Farshad Moradi, Dag T. Wisland, Hamid Mahmoodi, Yngvar Berg, Tuan Vu Cao: New SRAM design using body bias technique for ultra low power applications. ISQED 2010: 468-471
47		Yngvar Berg: Ultra low voltage and high speed CMOS flip-flop using floating-gates. VLSI-SoC 2010: 111-114
46		Yngvar Berg: Static ultra-low-voltage high-speed CMOS logic and latches. VLSI-SoC 2010: 115-118
45		Yngvar Berg: Novel ultra low-voltage and high speed domino CMOS logic. VLSI-SoC 2010: 225-228
	2009
44		Yngvar Berg, Omid Mirmotahari: Low voltage precharge CMOS logic. DDECS 2009: 140-143
43		Yngvar Berg, Omid Mirmotahari: Ultra low-voltage switched current mirror. DDECS 2009: 242-245
42		Yngvar Berg: Ultra low voltage semi-floating-gate transconductance amplifier based on binary inverters. ICECS 2009: 144-147
41		Yngvar Berg: Novel high speed and ultra low voltage CMOS flip-flop. ICECS 2009: 65-68
40		Yngvar Berg, Omid Mirmotahari: Clocked semi-floating-gate ultra low-voltage inverting current mirror. SoCC 2009: 307-310
39		Yngvar Berg, Omid Mirmotahari: Clocked semi-floating-gate ultra low-voltage symmetric and bidirectional current mirror. SoCC 2009: 315-318
	2008
38		Omid Mirmotahari, Yngvar Berg: Proposal for a Bidirectional Gate Using Pseudo Floating-Gate. DELTA 2008: 196-200
37		Omid Mirmotahari, Yngvar Berg: Low Voltage Design against Power Analysis Attacks. DELTA 2008: 545-548
36		Yngvar Berg, Omid Mirmotahari, Johannes Goplen Lomsdalen, Snorre Aunet: High Speed Ultra Low Voltage CMOS inverter. ISVLSI 2008: 122-127
35		Omid Mirmotahari, Yngvar Berg: Ultra Low Voltage High Speed Differential CMOS Inverter. PATMOS 2008: 328-337
34		Snorre Aunet, Bengt Oelmann, P. A. Norseng, Yngvar Berg: Real-Time Reconfigurable Subthreshold CMOS Perceptron. IEEE Transactions on Neural Networks 19(4): 645-657 (2008)
	2007
33		Henning Gundersen, Yngvar Berg: Fast Addition Using Balanced Ternary Counters Designed with CMOS Semi-Floating Gate Devices. ISMVL 2007: 30
32		Renè Jensen, Yngvar Berg: Dual Data-Rate Cyclic D/A Converter Using Semi Floating-Gate Devices. ISMVL 2007: 37
31		Yngvar Berg, Renè Jensen, Johannes Goplen Lomsdalen, Henning Gundersen, Snorre Aunet: Fault Tolerant CMOS Logic Using Ternary Gates. ISMVL 2007: 38
	2006
30		Johannes Goplen Lomsdalen, Renè Jensen, Yngvar Berg: Multiple Valued Counter. DDECS 2006: 247-249
29		Johannes Goplen Lomsdalen, Renè Jensen, Yngvar Berg: Self-refreshing Multiple Valued Memory. DDECS 2006: 94-96
28		Henning Gundersen, Yngvar Berg: A novel ternary more, less and equality circuit using recharged semi-floating gate devices. ISCAS 2006
27		Øivind Næss, Yngvar Berg: Switched pseudo floating-gate reconfigurable linear threshold elements. ISCAS 2006
26		Henning Gundersen, Yngvar Berg: A Novel Balanced Ternary Adder Using Recharged Semi-Floating Gate Devices. ISMVL 2006: 18
25		Yngvar Berg, Omid Mirmotahari, Snorre Aunet: Pseudo Floating-Gate Inverter with Feedback Control. VLSI-SoC 2006: 272-277
	2005
24		Henning Gundersen, Renè Jensen, Yngvar Berg: A Novel Ternary Switching Element Using CMOS Recharge Semi Floating-Gate Devices. ISMVL 2005: 54-58
	2004
23		Henning Gundersen, Yngvar Berg: Max and min functions using Multiple-Valued Recharged Semi-Floating Gate circuits. ISCAS (2) 2004: 857-860
22		Omid Mirmotahari, Yngvar Berg: A Systolic Parallel Multiplier over GF(3m) Using Neuron-MOS DLC. ISMVL 2004: 135-138
21		Omid Mirmotahari, Yngvar Berg: A Novel D-Latch in Multiple-Valued Semi-Floating-Gate Recharged Logic. ISMVL 2004: 210-213
20		Yngvar Berg, Snorre Aunet, Øivind Næss, Omid Mirmotahari: Basic Multiple-Valued Functions Using Recharge CMOS Logic. ISMVL 2004: 346-351
	2003
19		Øivind Næss, Espen A. Olsen, Yngvar Berg, Tor Sverre Lande: A low voltage second order biquad using pseudo floating-gate transistors. ISCAS (1) 2003: 125-128
18		Yngvar Berg, Snorre Aunet, Øivind Næss, Johannes Goplen Lomsdalen, Mats Høvin: Exploiting hyperbolic functions to increase linearity in low-voltage floating-gate transconductance amplifiers. ISCAS (1) 2003: 345-348
17		Yngvar Berg, Snorre Aunet, Omid Mirmotahari, Mats Høvin: Novel recharge semi-floating-gate CMOS logic for multiple-valued systems. ISCAS (5) 2003: 193-196
16		Omid Mirmotahari, Yngvar Berg: A Novel Multiple-Input Multiple-Valued Semi-Floating-Gate LATC. ISMVL 2003: 227-
15		Snorre Aunet, Yngvar Berg: UV-programmable Floating-Gate CMOS Linear Threshold Element "P1N3". IWANN (2) 2003: 57-64
14		Snorre Aunet, Yngvar Berg, Trond Sæther: Real-time reconfigurable linear threshold elements implemented in floating-gate CMOS. IEEE Transactions on Neural Networks 14(5): 1244-1256 (2003)
13		Snorre Aunet, Yngvar Berg, Trond Sæther: Erratum to "real-time reconfigurable linear threshold elements implemented in floating-gate CMOS". IEEE Transactions on Neural Networks 14(6): 1582 (2003)
	2002
12		Yngvar Berg, Snorre Aunet, Øivind Næss, O. Hagen, Mats Høvin: A novel floating-gate multiple-valued CMOS full-adder. ISCAS (1) 2002: 877-880
11		Øivind Næss, Yngvar Berg: Tunable floating-gate low-voltage transconductor. ISCAS (4) 2002: 663-666
10		Yngvar Berg, Øivind Næss, Snorre Aunet, Renè Jensen, Mats Høvin: Novel floating-gate multiple-valued signal to binary signal converters for multiple-valued CMOS logic. ISCAS (5) 2002: 385-388
9		Mats Høvin, Dag T. Wisland, Yngvar Berg, Tor Sverre Lande: A low-voltage sinc/sup 2/ decimator implemented by a new circuit technique using floating-gate MOS transistors. ISCAS (5) 2002: 397-400
8		Johannes Goplen Lomsdalen, Yngvar Berg, Renè Jensen: A low-voltage floating-gate CMOS transconductance amplifier, and a spin-off quasi frequency tripler. ISCAS (5) 2002: 501-504
7		Mats Høvin, Dag T. Wisland, Yngvar Berg, J. T. Marienborg, Tor Sverre Lande: Delta-sigma modulation in single neurons. ISCAS (5) 2002: 617-620
	2001
6		Yngvar Berg, Snorre Aunet, Øivind Næss, Henning Gundersen, Mats Høvin: Extreme low-voltage floating-gate CMOS transconductance amplifier. ISCAS (1) 2001: 37-40
5		Yngvar Berg, Snorre Aunet, Øivind Næss, Mats Høvin: Floating-gate CMOS differential analog inverter for ultra low-voltage applications. ISCAS (1) 2001: 9-12
4		Yngvar Berg, Snorre Aunet, Øivind Næss, Mats Høvin: Exploiting sinh and tanh shaped ultra low-voltage floating-gate transconductance amplifiers to reduce harmonic distortion. ISCAS (4) 2001: 838-841
	1999
3		Yngvar Berg, Tor Sverre Lande: Tunable current mirrors for ultra low voltage. ISCAS (2) 1999: 17-20
2		Yngvar Berg, Tor Sverre Lande: Area efficient circuit tuning with floating-gate techniques. ISCAS (2) 1999: 396-399
	1995
1		Yngvar Berg, Jon-Erik Ruth, Tor Sverre Lande: Scalable Mean Rate Signal Encoding Analog Neural Network. ISCAS 1995: 1668-1671

Coauthor Index

1	Snorre Aunet	[4] [5] [6] [10] [12] [13] [14] [15] [17] [18] [20] [25] [31] [34] [36]
2	Mehdi Azadmehr	[53]
3	Tuan Vu Cao	[48]
4	Henning Gundersen	[6] [23] [24] [26] [28] [31] [33]
5	O. Hagen	[12]
6	Mats Erling Høvin (Mats Høvin)	[4] [5] [6] [7] [9] [10] [12] [17] [18]
7	Renè Jensen	[8] [10] [24] [29] [30] [31] [32]
8	Tor Sverre Lande	[1] [2] [3] [7] [9] [19]
9	Johannes Goplen Lomsdalen	[8] [18] [29] [30] [31] [36]
10	Hamid Mahmoodi (Hamid Mahmoodi-Meimand)	[48]
11	J. T. Marienborg	[7]
12	Omid Mirmotahari	[16] [17] [20] [21] [22] [25] [35] [36] [37] [38] [39] [40] [43] [44]
13	Farshad Moradi	[48]
14	Øivind Næss	[4] [5] [6] [10] [11] [12] [18] [19] [20] [27]
15	P. A. Norseng	[34]
16	Bengt Oelmann	[34]
17	Espen A. Olsen	[19]
18	Jon-Erik Ruth	[1]
19	Trond Sæther	[13] [14]
20	Dag T. Wisland	[7] [9] [48]

Colors in the list of coauthors

Last update Sun May 27 04:04:01 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page