dblp.uni-trier.dewww.dagstuhl.dewww.uni-trier.de

Mohammed Benaissa Coauthor index pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2011
35Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJunfeng Chu, Mohammed Benaissa: A Novel Architecture of Implementing Error Detecting AES Using PRNS. DSD 2011: 667-673
2010
34Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMohamed N. Hassan, Mohammed Benaissa, A. Kanakis: Flexible hardware/software co-design for scalable elliptic curve cryptography for low-resource applications. ASAP 2010: 285-288
33Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSaleh Suleman Saraireh, Mohammed Benaissa: A scalable block cipher design using filter banks over finite fields. ICASSP 2010: 1810-1813
32Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMohamed N. Hassan, Mohammed Benaissa: Small Footprint Implementations of Scalable ECC Point Multiplication on FPGA. ICC 2010: 1-4
31Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMohamed N. Hassan, Mohammed Benaissa: A scalable hardware/software co-design for elliptic curve cryptography on PicoBlaze microcontroller. ISCAS 2010: 2111-2114
30Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMohamed N. Hassan, Mohammed Benaissa: Efficient Time-Area Scalable ECC Processor Using µ-Coding Technique. WAIFI 2010: 250-268
29Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLOmar Nibouche, Said Boussakta, Michael Darnell, Mohammed Benaissa: Algorithms and pipeline architectures for 2-D FFT and FFT-like transforms. Digital Signal Processing 20(4): 1072-1086 (2010)
28Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLTim Good, Mohammed Benaissa: 692-nW Advanced Encryption Standard (AES) on a 0.13-mum CMOS. IEEE Trans. VLSI Syst. 18(12): 1753-1757 (2010)
2009
27Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSaleh Suleman Saraireh, Mohammed Benaissa: A Scalable Block Cipher Design Using Filter Banks and Lifting over Finite Fields. ICC 2009: 1-5
26Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMohammed Benaissa, Tim Good: A Low-Frequency RFID to Challenge Security and Privacy Concerns. MASS 2009: 856-863
25Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMohamed N. Hassan, Mohammed Benaissa: Low Area-Scalable Hardware/Software Co-Design for Elliptic Curve Cryptography. NTMS 2009: 1-5
24Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMohamed N. Hassan, Mohammed Benaissa: Embedded Software Design of Scalable Low-Area Elliptic-Curve Cryptography. Embedded Systems Letters 1(2): 42-45 (2009)
2008
23no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLTim Good, Mohammed Benaissa: Price to Provide RFID Security and Privacy?. SECRYPT 2008: 209-213
22no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMohamed N. Hassan, Mohammed Benaissa: Low Area Scalable Montgomery Inversion Over GF(2m). SECRYPT 2008: 363-367
21Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLTim Good, Mohammed Benaissa: ASIC Hardware Performance. The eSTREAM Finalists 2008: 267-293
20Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLWilliam N. Chelton, Mohammed Benaissa: Fast Elliptic Curve Cryptography on FPGA. IEEE Trans. VLSI Syst. 16(2): 198-205 (2008)
2007
19Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRiyaz A. Patel, Mohammed Benaissa, Said Boussakta: Fast Parallel-Prefix Architectures for Modulo 2n-1 Addition with a Single Representation of Zero. IEEE Trans. Computers 56(11): 1484-1492 (2007)
18Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRiyaz A. Patel, Mohammed Benaissa, Said Boussakta: Fast Modulo 2n - (2n-2+1) Addition: A New Class of Adder for RNS. IEEE Trans. Computers 56(4): 572-576 (2007)
2006
17Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLTim Good, Mohammed Benaissa: AES as stream cipher on a small FPGA. ISCAS 2006
16Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLWilliam N. Chelton, Mohammed Benaissa: High-Speed Pipelined EGG Processor on FPGA. SiPS 2006: 136-141
15Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLWilliam N. Chelton, Mohammed Benaissa: Limiting Flexibility in Multiplication over GF(2m): A Design Methodology. SiPS 2006: 153-156
14Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMohammed Benaissa, Wei Ming Lim: Design of flexible GF(2m) elliptic curve cryptography processors. IEEE Trans. VLSI Syst. 14(6): 659-662 (2006)
2005
13Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLTim Good, Mohammed Benaissa: AES on FPGA from the Fastest to the Smallest. CHES 2005: 427-440
2003
12Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYiqun Zhu, Mohammed Benaissa: Reconfigurable Viterbi Decoding Using a New ACS Pipelining Technique. ASAP 2003: 360-368
11Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLWei Ming Lim, Mohammed Benaissa: Design space exploration of a hardware-software co-designed GF(2m) galois field processor for forward error correction and cryptography. CODES+ISSS 2003: 53-58
10Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYiqun Zhu, Mohammed Benaissa: A novel ACS scheme for area-efficient Viterbi decoders. ISCAS (2) 2003: 264-267
9Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMohammed Benaissa, Yiqun Zhu: A Novel High-Speed Configurable Viterbi Decoder for Broadband Access. EURASIP J. Adv. Sig. Proc. 2003(13): 1317-1327 (2003)
1998
8Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSebastian T. J. Fenn, Michael Gössel, Mohammed Benaissa, David Taylor: On-Line Error Detection for Bit-Serial Multipliers in GF(2m). J. Electronic Testing 13(1): 29-40 (1998)
1997
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLM. G. Parker, Mohammed Benaissa: Modular Arithmetic Using Low Order Redundant Bases. IEEE Trans. Computers 46(5): 611-616 (1997)
1996
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSebastian T. J. Fenn, Mohammed Benaissa, David Taylor: GF(2^m) Multiplication and Division Over the Dual Basis. IEEE Trans. Computers 45(3): 319-327 (1996)
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSebastian T. J. Fenn, Mohammed Benaissa, David Taylor: Finite field inversion over the dual basis. IEEE Trans. VLSI Syst. 4(1): 134-137 (1996)
1995
4no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSebastian T. J. Fenn, Mohammed Benaissa, David Taylor: Bit-Serial Dual Basis Systolic Multipliers for GF 2m. ISCAS 1995: 2000-2003
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSebastian T. J. Fenn, David Taylor, Mohammed Benaissa: A dual basis bit-serial systolic multiplier for GF(2m). Integration 18(2-3): 139-149 (1995)
1994
2no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSebastian T. J. Fenn, David Taylor, Mohammed Benaissa: A Dual Basis Systolic Divider for GF(2m). ISCAS 1994: 307-310
1no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLM. G. Parker, Mohammed Benaissa: Fault-Tolerant Linear Convolution using Residue Number Systems. ISCAS 1994: 441-444

Coauthor Index

1Said Boussakta [18] [19] [29]
2William N. Chelton [15] [16] [20]
3Junfeng Chu [35]
4Michael Darnell [29]
5Sebastian T. J. Fenn [2] [3] [4] [5] [6] [8]
6Tim Good [13] [17] [21] [23] [26] [28]
7Michael Gössel [8]
8Mohamed N. Hassan [22] [24] [25] [30] [31] [32] [34]
9A. Kanakis [34]
10Wei Ming Lim [11] [14]
11Omar Nibouche [29]
12M. G. Parker [1] [7]
13Riyaz A. Patel [18] [19]
14Saleh Suleman Saraireh [27] [33]
15David Taylor [2] [3] [4] [5] [6] [8]
16Yiqun Zhu [9] [10] [12]

Colors in the list of coauthors

Last update Sun May 27 04:04:01 2012 CET by the DBLP TeamThis material is Open Data Data released under the ODC-BY 1.0 license — See also our legal information page