Christopher Batten

	2011
11		Yunsup Lee, Rimas Avizienis, Alex Bishara, Richard Xia, Derek Lockhart, Christopher Batten, Krste Asanovic: Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators. ISCA 2011: 129-140
10		Nithin Michael, Milen Nikolov, Ao Tang, G. Edward Suh, Christopher Batten: Analysis of application-aware on-chip routing under traffic uncertainty. NOCS 2011: 9-16
	2010
9		Scott Beamer, Chen Sun, Yong-Jin Kwon, Ajay Joshi, Christopher Batten, Vladimir Stojanovic, Krste Asanovic: Re-architecting DRAM memory systems with monolithically integrated silicon photonics. ISCA 2010: 129-140
	2009
8		Scott Beamer, Krste Asanovic, Christopher Batten, Ajay Joshi, Vladimir Stojanovic: Designing multi-socket systems using silicon photonics. ICS 2009: 521-522
7		Ajay Joshi, Christopher Batten, Yong-Jin Kwon, Scott Beamer, Imran Shamim, Krste Asanovic, Vladimir Stojanovic: Silicon-photonic clos networks for global on-chip communication. NOCS 2009: 124-133
6		Christopher Batten, Ajay Joshi, Jason Orcutt, Anatoly Khilo, Benjamin Moss, Charles Holzwarth, Milos Popovic, Hanqing Li, Henry I. Smith, Judy L. Hoyt, Franz X. Kärtner, Rajeev J. Ram, Vladimir Stojanovic, Krste Asanovic: Building Many-Core Processor-to-DRAM Networks with Monolithic CMOS Silicon Photonics. IEEE Micro 29(4): 8-21 (2009)
	2008
5		Christopher Batten, Ajay Joshi, Jason Orcutt, Anatoly Khilo, Benjamin Moss, Charles Holzwarth, Milos Popovic, Hanqing Li, Henry I. Smith, Judy L. Hoyt, Franz X. Kärtner, Rajeev J. Ram, Vladimir Stojanovic, Krste Asanovic: Building Manycore Processor-to-DRAM Networks with Monolithic Silicon Photonics. Hot Interconnects 2008: 21-30
4		Ronny Krashinsky, Christopher Batten, Krste Asanovic: Implementing the scale vector-thread processor. ACM Trans. Design Autom. Electr. Syst. 13(3): (2008)
	2004
3		Ronny Krashinsky, Christopher Batten, Mark Hampton, Steve Gerding, Brian Pharris, Jared Casper, Krste Asanovic: The Vector-Thread Architecture. ISCA 2004: 52-63
2		Christopher Batten, Ronny Krashinsky, Steve Gerding, Krste Asanovic: Cache Refill/Access Decoupling for Vector Machines. MICRO 2004: 331-342
1		Ronny Krashinsky, Christopher Batten, Mark Hampton, Steve Gerding, Brian Pharris, Jared Casper, Krste Asanovic: The Vector-Thread Architecture. IEEE Micro 24(6): 84-90 (2004)

Coauthor Index

1	Krste Asanovic	[1] [2] [3] [4] [5] [6] [7] [8] [9] [11]
2	Rimas Avizienis	[11]
3	Scott Beamer	[7] [8] [9]
4	Alex Bishara	[11]
5	Jared Casper	[1] [3]
6	Steve Gerding	[1] [2] [3]
7	Mark Hampton	[1] [3]
8	Charles Holzwarth	[5] [6]
9	Judy L. Hoyt	[5] [6]
10	Ajay Joshi	[5] [6] [7] [8] [9]
11	Franz X. Kärtner	[5] [6]
12	Anatoly Khilo	[5] [6]
13	Ronny Krashinsky	[1] [2] [3] [4]
14	Yong-Jin Kwon	[7] [9]
15	Yunsup Lee	[11]
16	Hanqing Li	[5] [6]
17	Derek Lockhart	[11]
18	Nithin Michael	[10]
19	Benjamin Moss	[5] [6]
20	Milen Nikolov	[10]
21	Jason Orcutt	[5] [6]
22	Brian Pharris	[1] [3]
23	Milos Popovic	[5] [6]
24	Rajeev J. Ram	[5] [6]
25	Imran Shamim	[7]
26	Henry I. Smith	[5] [6]
27	Vladimir Stojanovic	[5] [6] [7] [8] [9]
28	G. Edward Suh	[10]
29	Chen Sun	[9]
30	Ao Tang (Ao Kevin Tang)	[10]
31	Richard Xia	[11]

Colors in the list of coauthors

Last update Sun May 27 04:04:01 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page