Aydin O. Balkan

	2009
5		Aydin O. Balkan, Gang Qu, Uzi Vishkin: Mesh-of-Trees and Alternative Interconnection Networks for Single-Chip Parallelism. IEEE Trans. VLSI Syst. 17(10): 1419-1432 (2009)
	2008
4		Aydin O. Balkan, Gang Qu, Uzi Vishkin: An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing. DAC 2008: 435-440
	2007
3		Aydin O. Balkan, Michael N. Horak, Gang Qu, Uzi Vishkin: Layout-Accurate Design and Implementation of a High-Throughput Interconnection Network for Single-Chip Parallel Processing. Hot Interconnects 2007: 21-28
	2006
2		Aydin O. Balkan, Gang Qu, Uzi Vishkin: A Mesh-of-Trees Interconnection Network for Single-Chip Parallel Processing. ASAP 2006: 73-80
	2004
1		Aydin O. Balkan, Gang Qu, Uzi Vishkin: Arbitrate-and-move primitives for high throughput on-chip interconnection networks. ISCAS (2) 2004: 441-444

Coauthor Index

1	Michael N. Horak	[3]
2	Gang Qu	[1] [2] [3] [4] [5]
3	Uzi Vishkin	[1] [2] [3] [4] [5]

Last update Sun May 27 04:04:01 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page