Rajnish Bajpai

	2007
5		Himanshu Thapliyal, Hamid R. Arabnia, Rajnish Bajpai, Kamal K. Sharma: Partial Reversible Gates(PRG) for Reversible BCD Arithmetic. CDES 2007: 90-94
4		Himanshu Thapliyal, Hamid R. Arabnia, Rajnish Bajpai, Kamal K. Sharma: Combined Integer and Variable Precision (CIVP) Floating Point Multiplication Architecture for FPGAs. PDPTA 2007: 449-452
3		Himanshu Thapliyal, Hamid R. Arabnia, Rajnish Bajpai, Kamal K. Sharma: Combined Integer and Variable Precision (CIVP) Floating Point Multiplication Architecture for FPGAs CoRR abs/0711.2671: (2007)
2		Himanshu Thapliyal, Hamid R. Arabnia, Rajnish Bajpai, Kamal K. Sharma: Partial Reversible Gates(PRG) for Reversible BCD Arithmetic CoRR abs/0711.2674: (2007)
	2006
1		Himanshu Thapliyal, A. Rameshwar, Rajnish Bajpai, Hamid R. Arabnia: Novel NAND and AND Gate Using DNA Ligation and Two Transistors Implementations. CDES 2006: 130-134

Coauthor Index

1	Hamid R. Arabnia	[1] [2] [3] [4] [5]
2	A. Rameshwar	[1]
3	Kamal K. Sharma	[2] [3] [4] [5]
4	Himanshu Thapliyal	[1] [2] [3] [4] [5]

Last update Sun May 27 04:04:01 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page