Fabrice Baijot

	2008
7		David L. Andrews, Ron Sass, Erik K. Anderson, Jason Agron, Wesley Peck, Jim Stevens, Fabrice Baijot, Ed Komp: Achieving Programming Model Abstractions for Reconfigurable Computing. IEEE Trans. VLSI Syst. 16(1): 34-44 (2008)
	2007
6		Erik K. Anderson, Wesley Peck, Jim Stevens, Jason Agron, Fabrice Baijot, Seth Warn, David L. Andrews: Memory Hierarchy for MCSoPC Multithreaded Systems. ERSA 2007: 44-50
5		Erik K. Anderson, Wesley Peck, Jim Stevens, Jason Agron, Fabrice Baijot, Seth Warn, David L. Andrews: Supporting High Level Language Semantics Within Hardware Resident Threads. FPL 2007: 98-103
	2006
4		David L. Andrews, Ron Sass, Erik K. Anderson, Jason Agron, Wesley Peck, Jim Stevens, Fabrice Baijot, Ed Komp: The Case for High Level Programming Models for Reconfigurable Computers. ERSA 2006: 21-32
3		Erik K. Anderson, Jason Agron, Wesley Peck, Jim Stevens, Fabrice Baijot, Ed Komp, Ron Sass, David L. Andrews: Enabling a Uniform Programming Model Across the Software/Hardware Boundary. FCCM 2006: 89-98
2		Wesley Peck, Erik K. Anderson, Jason Agron, Jim Stevens, Fabrice Baijot, David L. Andrews: Hthreads: A Computational Model for Reconfigurable Devices. FPL 2006: 1-4
1		Jason Agron, Wesley Peck, Erik K. Anderson, David L. Andrews, Ed Komp, Ron Sass, Fabrice Baijot, Jim Stevens: Run-Time Services for Hybrid CPU/FPGA Systems on Chip. RTSS 2006: 3-12

Coauthor Index

1	Jason Agron	[1] [2] [3] [4] [5] [6] [7]
2	Erik K. Anderson	[1] [2] [3] [4] [5] [6] [7]
3	David L. Andrews	[1] [2] [3] [4] [5] [6] [7]
4	Ed Komp	[1] [3] [4] [7]
5	Wesley Peck	[1] [2] [3] [4] [5] [6] [7]
6	Ron Sass (Ron R. Sass)	[1] [3] [4] [7]
7	Jim Stevens	[1] [2] [3] [4] [5] [6] [7]
8	Seth Warn	[5] [6]

Last update Sat May 26 04:23:17 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page