Ravi Ayyagari

	2007
2		Doosan Cho, Ravi Ayyagari, Gang-Ryung Uh, Yunheung Paek: Preprocessing Strategy for Effective Modulo Scheduling on Multi-issue Digital Signal Processors. CC 2007: 16-31
	2006
1		Doosan Cho, Ravi Ayyagari, Gang-Ryung Uh, Yunheung Paek: Instruction Re-selection for Iterative Modulo Scheduling on High Performance Multi-issue DSPs. EUC Workshops 2006: 741-754

Coauthor Index

1	Doosan Cho	[1] [2]
2	Yunheung Paek	[1] [2]
3	Gang-Ryung Uh	[1] [2]

Last update Sun May 27 04:04:01 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page