![]() | ![]() |
José A. Soares Augusto
List of publications from the DBLP Bibliography Server - FAQ
| 2011 | ||
|---|---|---|
| 5 | José A. Soares Augusto: Efficient time domain analogue fault simulation targeting nonlinear circuits. ECCTD 2011: 53-56 | |
| 2008 | ||
| 4 | José A. Soares Augusto, Carlos Beltrán Almeida: A Tool for Single-Fault Diagnosis in Linear Analog Circuits with Tolerance Using the T-Vector Approach. VLSI Design 2008: (2008) | |
| 2003 | ||
| 3 | J. Soares Augusto, Carlos Beltrán Almeida, H. C. Campos Neto: A Modular Reconfigurable Architecture for Efficient Fault Simulation in Digital Circuits. FPL 2003: 818-827 | |
| 1999 | ||
| 2 | J. Soares Augusto, C. F. Beltrá Almeida: FASTNR: an Efficient Fault Simulator for Linear and Nonlinear DC Circuits. VLSI 1999: 269-280 | |
| 1994 | ||
| 1 | J. Soares Augusto, C. F. Beltrá Almeida: New Algorithms in Piecewise Linear Resistive Simulation. ISCAS 1994: 117-120 | |
| 1 | C. F. Beltrá Almeida | [1] [2] |
| 2 | Carlos Beltrán Almeida | [3] [4] |
| 3 | H. C. Campos Neto | [3] |
Colors in the list of coauthors
Last update Sat May 26 04:23:17 2012 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page