R. Ashton

	2001
1		S. Voldman, W. Anderson, R. Ashton, M. Chaine, C. Duvvury, T. Maloney, E. Worley: A strategy for characterization and evaluation of ESD robustness of CMOS semiconductor technologies. Microelectronics Reliability 41(3): 335-348 (2001)

Coauthor Index

1	W. Anderson	[1]
2	M. Chaine	[1]
3	C. Duvvury	[1]
4	T. Maloney	[1]
5	S. Voldman	[1]
6	E. Worley	[1]

Last update Sat May 26 04:23:17 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page