Tsuyoshi Arigane

	2007
3		Hideaki Kurata, Satoshi Noda, Yoshitaka Sasago, Kazuo Otsuga, Tsuyoshi Arigane, Tetsufumi Kawamura, Takashi Kobayashi, Hitoshi Kume, Kazuki Homma, Teruhiko Ito, Yoshinori Sakamoto, Masahiro Shimizu, Yoshinori Ikeda, Osamu Tsuchiya, Kazunori Furusawa: A 126 mm2 4-Gb Multilevel AG-AND Flash Memory with Inversion-Layer-Bit-Line Technology. IEICE Transactions 90-C(11): 2146-2156 (2007)
2		Kazuo Otsuga, Hideaki Kurata, Satoshi Noda, Yoshitaka Sasago, Tsuyoshi Arigane, Tetsufumi Kawamura, Takashi Kobayashi: Selective-Capacitance Constant-Charge-Injection Programming Scheme for High-Speed Multilevel AG-AND Flash Memories. IEICE Transactions 90-C(4): 772-778 (2007)
	2006
1		Hideaki Kurata, Shunichi Saeki, Takashi Kobayashi, Yoshitaka Sasago, Tsuyoshi Arigane, Keiichi Yoshida, Yoshinori Takase, Takayuki Yoshitake, Osamu Tsuchiya, Yoshinori Ikeda, Shunichi Narumi, Michitaro Kanamitsu, Kazuto Izawa, Kazunori Furusawa: A 130-nm CMOS 95-mm2 1-Gb Multilevel AG-AND-Type Flash Memory with 10-MB/s Programming Throughput. IEICE Transactions 89-C(10): 1469-1479 (2006)

Coauthor Index

1	Kazunori Furusawa	[1] [3]
2	Kazuki Homma	[3]
3	Yoshinori Ikeda	[1] [3]
4	Teruhiko Ito	[3]
5	Kazuto Izawa	[1]
6	Michitaro Kanamitsu	[1]
7	Tetsufumi Kawamura	[2] [3]
8	Takashi Kobayashi	[1] [2] [3]
9	Hitoshi Kume	[3]
10	Hideaki Kurata	[1] [2] [3]
11	Shunichi Narumi	[1]
12	Satoshi Noda	[2] [3]
13	Kazuo Otsuga	[2] [3]
14	Shunichi Saeki	[1]
15	Yoshinori Sakamoto	[3]
16	Yoshitaka Sasago	[1] [2] [3]
17	Masahiro Shimizu	[3]
18	Yoshinori Takase	[1]
19	Osamu Tsuchiya	[1] [3]
20	Keiichi Yoshida	[1]
21	Takayuki Yoshitake	[1]

Last update Sat May 26 04:23:17 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page