Mohamed Anane

	2011
4		Mohamed Issad, Mohamed Anane, Nadjia Anane: An optimised architecture for radix-2 Montgomery modular multiplication on FPGA. IJHPSA 3(4): 175-183 (2011)
	2009
3		Nadjia Anane, Mohamed Anane, Hamid Bessalah, Mohamed Issad, Khadidja Messaoudi: Hardware algorithm for variable precision multiplication on FPGA. AICCSA 2009: 845-848
2		Mohamed Anane, Nadjia Anane, Hamid Bessalah, Mohamed Issad: Reconfigurable architecture for elementary functions evaluation. AICCSA 2009: 853-856
	2008
1		Mohamed Anane, Hamid Bessalah, Mohamed Issad, Nadjia Anane, Hassen Salhi: Higher Radix and Redundancy Factor for Floating Point SRT Division. IEEE Trans. VLSI Syst. 16(6): 774-779 (2008)

Coauthor Index

1	Nadjia Anane	[1] [2] [3] [4]
2	Hamid Bessalah	[1] [2] [3]
3	Mohamed Issad	[1] [2] [3] [4]
4	Khadidja Messaoudi	[3]
5	Hassen Salhi	[1]

Last update Sat May 26 04:23:17 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page