dblp.uni-trier.dewww.dagstuhl.dewww.uni-trier.de

Alexandre M. Amory Coauthor index pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2011
16Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAlexandre M. Amory, Luciano Ost, César A. M. Marcon, Fernando Gehm Moraes, Marcelo Lubaszewski: Evaluating energy consumption of homogeneous MPSoCs using spare tiles. DATE 2011: 1164-1167
15Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAlexandre M. Amory, César A. M. Marcon, Fernando Gehm Moraes, Marcelo Lubaszewski: Task mapping on NoC-based MPSoCs with faulty tiles: Evaluating the energy consumption and the application execution time. International Symposium on Rapid System Prototyping 2011: 164-170
14Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAlexandre M. Amory, Cristiano Lazzari, Marcelo Lubaszewski, Fernando Gehm Moraes: A new test scheduling algorithm based on Networks-on-Chip as Test Access Mechanisms. J. Parallel Distrib. Comput. 71(5): 675-686 (2011)
2009
13Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAlzemiro H. Lucas, Alexandre M. Amory, Fernando Gehm Moraes: Crosstalk Fault Tolerant NoC: Design and Evaluation. VLSI-SoC 2009: 81-93
2008
12Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLÉrika F. Cota, Fernanda Gusmão de Lima Kastensmidt, Maico Cassel, Marcos Herve, Pedro Almeida, Paulo Meirelles, Alexandre M. Amory, Marcelo Lubaszewski: A High-Fault-Coverage Approach for the Test of Data, Control and Handshake Interconnects in Mesh Networks-on-Chip. IEEE Trans. Computers 57(9): 1202-1215 (2008)
2007
11Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLÉrika F. Cota, Fernanda Lima Kastensmidt, Maico Cassel, Paulo Meirelles, Alexandre M. Amory, Marcelo Lubaszewski: Redefining and testing interconnect faults in Mesh NoCs. ITC 2007: 1-10
10Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAlexandre M. Amory, Frederico Ferlini, Marcelo Lubaszewski, Fernando Moraes: DfT for the Reuse of Networks-on-Chip as Test Access Mechanism. VTS 2007: 435-440
9Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAlexandre M. Amory, Marcelo Lubaszewski, Fernando Gehm Moraes, Edson I. Moreno: Test Time Reduction Reusing Multiple Processors in a Network-on-Chip Based Architecture CoRR abs/0710.4795: (2007)
8Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAlexandre M. Amory, Kees Goossens, Erik Jan Marinissen, Marcelo Lubaszewski, Fernando Moraes: Wrapper design for the reuse of a bus, network-on-chip, or other functional interconnect as test access mechanism. IET Computers & Digital Techniques 1(3): 197-206 (2007)
2006
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAlexandre M. Amory, Kees Goossens, Erik Jan Marinissen, Marcelo Lubaszewski, Fernando Moraes: Wrapper Design for the Reuse of Networks-on-Chip as Test Access Mechanism. European Test Symposium 2006: 213-218
2005
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAlexandre M. Amory, Marcelo Lubaszewski, Fernando Gehm Moraes, Edson I. Moreno: Test Time Reduction Reusing Multiple Processors in a Network-on-Chip Based Architecture. DATE 2005: 62-63
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAlexandre M. Amory, Eduardo Wenzel Brião, Érika F. Cota, Marcelo Lubaszewski, Fernando Gehm Moraes: A scalable test strategy for network-on-chip routers. ITC 2005: 9
2004
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAlexandre M. Amory, Érika F. Cota, Marcelo Lubaszewski, Fernando Gehm Moraes: Reducing test time with processor reuse in network-on-chip based systems. SBCCI 2004: 111-116
2003
3no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAlexandre M. Amory, Leandro A. Oliveira, Fernando Gehm Moraes: Software-Based Test for Non-Programmable Cores in Bus-Based System-on-Chip Architectures. VLSI-SOC 2003: 174-179
2000
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLFabian Vargas, Alexandre M. Amory: Transient-fault tolerant VHDL descriptions: a case-study for area overhead analysis. Asian Test Symposium 2000: 417-422
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLFabian Vargas, Alexandre M. Amory, Raoul Velazco: Estimating Circuit Fault-Tolerance by Means of Transient-Fault Injection in VHDL. IOLTW 2000: 67-72

Coauthor Index

1Pedro Almeida [12]
2Eduardo Wenzel Brião [5]
3Maico Cassel [11] [12]
4Érika F. Cota [4] [5] [11] [12]
5Frederico Ferlini [10]
6Kees G. W. Goossens (Kees Goossens) [7] [8]
7Marcos Herve (Marcos Barcellos Hervé) [12]
8Fernanda Gusmão de Lima Kastensmidt (Fernanda Gusmão de Lima, Fernanda Lima Kastensmidt) [11] [12]
9Cristiano Lazzari [14]
10Marcelo Lubaszewski [4] [5] [6] [7] [8] [9] [10] [11] [12] [14] [15] [16]
11Alzemiro H. Lucas [13]
12César A. M. Marcon (César Augusto Missio Marcon) [15] [16]
13Erik Jan Marinissen [7] [8]
14Paulo Meirelles [11] [12]
15Fernando Gehm Moraes (Fernando Moraes) [3] [4] [5] [6] [7] [8] [9] [10] [13] [14] [15] [16]
16Edson I. Moreno (Edson Ifarraguirre Moreno) [6] [9]
17Leandro A. Oliveira [3]
18Luciano Ost [16]
19Fabian Vargas [1] [2]
20Raoul Velazco [1]

Last update Sat May 26 04:23:17 2012 CET by the DBLP TeamThis material is Open Data Data released under the ODC-BY 1.0 license — See also our legal information page