Abdelhalim Alsharqawi

	2006
6		Rashad Oreifej, Abdelhalim Alsharqawi, Abdel Ejnioui: Synthesis of Pipelined SRSL Circuits. ISVLSI 2006: 71-76
5		Abdelhalim Alsharqawi, Abdel Ejnioui: Clockless Pipelining for Coarse Grain Datapaths. VLSI Design 2006: 749-753
	2005
4		Abdelhalim Alsharqawi, Abdel Ejnioui: Synthesis of Self-Resetting Stage Logic Pipelines. ISVLSI 2005: 260-262
	2004
3		Abdel Ejnioui, Abdelhalim Alsharqawi: Self-resetting stage logic pipelines. ACM Great Lakes Symposium on VLSI 2004: 174-177
2		Abdel Ejnioui, Abdelhalim Alsharqawi: Pipeline-Level Control of Self-Resetting Pipelines. DSD 2004: 342-349
1		Abdel Ejnioui, Abdelhalim Alsharqawi: Pipeline Design Based on Self-Resetting Stage Logic. ISVLSI 2004: 254-257

Coauthor Index

1	Abdel Ejnioui	[1] [2] [3] [4] [5] [6]
2	Rashad Oreifej	[6]

Last update Sat May 26 04:23:17 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page