Uthman Alsaiari

	2008
3		Uthman Alsaiari, Resve A. Saleh: Partitioning for Selective Flip-Flop Redundancy in Sequential Circuits. ISQED 2008: 798-803
	2007
2		Uthman Alsaiari, Resve Saleh: Power, Delay and Yield Analysis of BIST/BISR PLAs Using Column Redundancy. ISQED 2007: 703-710
	2006
1		Uthman Alsaiari, Resve Saleh: Testable and self-repairable structured logic design. ISCAS 2006

Coauthor Index

1

Resve A. Saleh (Resve Saleh, Res Saleh)

[1] [2] [3]

Last update Sat May 26 04:23:17 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page