![]() | ![]() |
| 2012 | ||
|---|---|---|
| 141 | Bashir M. Al-Hashimi, Ronny Morad: Accelerators and emulators: Can they become the platform of choice for hardware verification? DATE 2012: 430 | |
| 140 | Leran Wang, Tom J. Kazmierski, Bashir M. Al-Hashimi, Mansour Aloufi, Joseph Wenninger: Response-surface-based design space exploration and optimisation of wireless sensor nodes with tunable energy harvesters. DATE 2012: 733-738 | |
| 139 | Alireza Ejlali, Bashir M. Al-Hashimi, Petru Eles: Low-Energy Standby-Sparing for Hard Real-Time Systems. IEEE Trans. on CAD of Integrated Circuits and Systems 31(3): 329-342 (2012) | |
| 138 | Tom J. Kazmierski, Leran Wang, Bashir M. Al-Hashimi, Geoff V. Merrett: An Explicit Linearized State-Space Technique for Accelerated Simulation of Electromagnetic Vibration Energy Harvesters. IEEE Trans. on CAD of Integrated Circuits and Systems 31(4): 522-531 (2012) | |
| 2011 | ||
| 137 | Yi Zhao, S. Saqib Khursheed, Bashir M. Al-Hashimi: Cost-Effective TSV Grouping for Yield Improvement of 3D-ICs. Asian Test Symposium 2011: 201-206 | |
| 136 | Shida Zhong, S. Saqib Khursheed, Bashir M. Al-Hashimi, Sudhakar M. Reddy, Krishnendu Chakrabarty: Analysis of Resistive Bridge Defect Delay Behavior in the Presence of Process Variation. Asian Test Symposium 2011: 389-394 | |
| 135 | Jatin N. Mistry, Bashir M. Al-Hashimi, David Flynn, Stephen Hill: Sub-clock power-gating technique for minimising leakage power during active mode. DATE 2011: 106-111 | |
| 134 | Leran Wang, Tom J. Kazmierski, Bashir M. Al-Hashimi, Alex S. Weddell, Geoff V. Merrett, Ivo N. Ayala-Garcia: Accelerated simulation of tunable vibration energy harvesting systems using a linearised state-space technique. DATE 2011: 1267-1272 | |
| 133 | Alex S. Weddell, Geoff V. Merrett, Bashir M. Al-Hashimi: Ultra low-power photovoltaic MPPT technique for indoor and outdoor wireless sensor nodes. DATE 2011: 905-908 | |
| 132 | S. Saqib Khursheed, Sheng Yang, Bashir M. Al-Hashimi, Xiaoyu Huang, David Flynn: Improved DFT for Testing Power Switches. European Test Symposium 2011: 7-12 | |
| 131 | Amit Acharyya, Koushik Maharatna, Bashir M. Al-Hashimi, Hasitha Tudugalle: Simplified logic design methodology for fuzzy membership function based robust detection of maternal modulus maxima location: A low complexity Fetal ECG extraction architecture for mobile health monitoring systems. ISCAS 2011: 77-80 | |
| 130 | Urban Ingelsson, Bashir M. Al-Hashimi: Investigation into voltage and process variation-aware manufacturing test. ITC 2011: 1-10 | |
| 129 | Shida Zhong, S. Saqib Khursheed, Bashir M. Al-Hashimi: A Fast and Accurate Process Variation-Aware Modeling Technique for Resistive Bridge Defects. IEEE Trans. on CAD of Integrated Circuits and Systems 30(11): 1719-1730 (2011) | |
| 128 | Sheng Yang, S. Saqib Khursheed, Bashir M. Al-Hashimi, David Flynn, Sachin Idgunji: Reliable State Retention-Based Embedded Processors Through Monitoring and Recovery. IEEE Trans. on CAD of Integrated Circuits and Systems 30(12): 1773-1785 (2011) | |
| 127 | Alex S. Weddell, Geoff V. Merrett, Tom J. Kazmierski, Bashir M. Al-Hashimi: Accurate Supercapacitor Modeling for Energy Harvesting Wireless Sensor Nodes. IEEE Trans. on Circuits and Systems 58-II(12): 911-915 (2011) | |
| 126 | Amit Acharyya, Koushik Maharatna, Bashir M. Al-Hashimi: Algorithm and Architecture for N-D Vector Cross-Product Computation. IEEE Transactions on Signal Processing 59(2): 812-826 (2011) | |
| 125 | Amit Acharyya, Koushik Maharatna, Bashir M. Al-Hashimi, Jeffrey S. Reeve: Coordinate Rotation Based Low Complexity N-D FastICA Algorithm and Architecture. IEEE Transactions on Signal Processing 59(8): 3997-4011 (2011) | |
| 124 | Rishad A. Shafik, Bashir M. Al-Hashimi: Reliability analysis of on-chip communication architectures: An MPEG-2 video decoder case study. Microprocessors and Microsystems - Embedded Hardware Design 35(2): 285-296 (2011) | |
| 2010 | ||
| 123 | Mustafa Imran Ali, Bashir M. Al-Hashimi, Joaquín Recas, David Atienza: Evaluation and design exploration of solar harvested-energy prediction algorithm. DATE 2010: 142-147 | |
| 122 | Rishad A. Shafik, Bashir M. Al-Hashimi, Krishnendu Chakrabarty: Soft error-aware design optimization of low power and time-constrained embedded systems. DATE 2010: 1462-1467 | |
| 121 | Sheng Yang, Bashir M. Al-Hashimi, David Flynn, S. Saqib Khursheed: Scan based methodology for reliable state retention power gating designs. DATE 2010: 69-74 | |
| 120 | S. Saqib Khursheed, Shida Zhong, Robert C. Aitken, Bashir M. Al-Hashimi, Sandip Kundu: Modeling the impact of process variation on resistive bridge defects. ITC 2010: 295-304 | |
| 119 | Liang Li, Robert G. Maunder, Bashir M. Al-Hashimi, Lajos Hanzo: Design of Fixed-Point Processing Based Turbo Codes Using Extrinsic Information Transfer Charts. VTC Fall 2010: 1-5 | |
| 118 | Alireza Ejlali, Bashir M. Al-Hashimi, Paul M. Rosinger, Seyed Ghassem Miremadi, Luca Benini: Performability/Energy Tradeoff in Error-Control Schemes for On-Chip Networks. IEEE Trans. VLSI Syst. 18(1): 1-14 (2010) | |
| 117 | S. Saqib Khursheed, Bashir M. Al-Hashimi, Krishnendu Chakrabarty, Peter Harrod: Gate-Sizing-Based Single Vdd Test for Bridge Defects in Multivoltage Designs. IEEE Trans. on CAD of Integrated Circuits and Systems 29(9): 1409-1421 (2010) | |
| 116 | Liang Li, Robert G. Maunder, Bashir M. Al-Hashimi, Lajos Hanzo: An Energy-Efficient Error Correction Scheme for IEEE 802.15.4 Wireless Sensor Networks. IEEE Trans. on Circuits and Systems 57-II(3): 233-237 (2010) | |
| 115 | Aissa Melouki, Saket Srivastava, Bashir M. Al-Hashimi: Fault-tolerance techniques for hybrid CMOS/nanoarchitecture. IET Computers & Digital Techniques 4(3): 240-250 (2010) | |
| 2009 | ||
| 114 | Alireza Ejlali, Bashir M. Al-Hashimi, Petru Eles: A standby-sparing technique with low energy-overhead for fault-tolerant hard real-time systems. CODES+ISSS 2009: 193-202 | |
| 113 | S. Saqib Khursheed, Bashir M. Al-Hashimi, Peter Harrod: Test cost reduction for multiple-voltage designs with bridge defects through Gate-Sizing. DATE 2009: 1349-1354 | |
| 112 | Leran Wang, Tom J. Kazmierski, Bashir M. Al-Hashimi, Stephen P. Beeby, Dibin Zhu: An automated design flow for vibration-based energy harvester systems. DATE 2009: 1391-1396 | |
| 111 | Biswajit Mishra, Bashir M. Al-Hashimi, Mark Zwolinski: Variation resilient adaptive controller for subthreshold circuits. DATE 2009: 142-147 | |
| 110 | Ashish Darbari, Bashir M. Al-Hashimi, David Flynn, John Biggs: Selective state retention design using symbolic simulation. DATE 2009: 1644-1649 | |
| 109 | Tom J. Kazmierski, Dafeng Zhou, Bashir M. Al-Hashimi: HSPICE implementation of a numerically efficient model of CNT transistor. FDL 2009: 1-5 | |
| 108 | M. A. Ochoa-Montiel, Bashir M. Al-Hashimi, Peter Kollig: Design of a low power MPEG-1 motion vector reconstructor. SBCCI 2009 | |
| 107 | Geoff V. Merrett, Neil M. White, Nick R. Harris, Bashir M. Al-Hashimi: Energy-Aware Simulation for Wireless Sensor Networks. SECON 2009: 1-8 | |
| 106 | Amit Acharyya, Koushik Maharatna, Bashir M. Al-Hashimi: Hardware reduction methodology for 2-dimensional kurtotic fastica based on algorithmic analysis and architectural symmetry. SiPS 2009: 069-074 | |
| 105 | S. Saqib Khursheed, Bashir M. Al-Hashimi, Sudhakar M. Reddy, Peter Harrod: Diagnosis of Multiple-Voltage Design With Bridge Defect. IEEE Trans. on CAD of Integrated Circuits and Systems 28(3): 406-416 (2009) | |
| 104 | Urban Ingelsson, Bashir M. Al-Hashimi, S. Saqib Khursheed, Sudhakar M. Reddy, Peter Harrod: Process Variation-Aware Test for Resistive Bridges. IEEE Trans. on CAD of Integrated Circuits and Systems 28(8): 1269-1274 (2009) | |
| 103 | Amit Acharyya, Koushik Maharatna, Bashir M. Al-Hashimi, Steve R. Gunn: Memory Reduction Methodology for Distributed-Arithmetic-Based DWT/IDWT Exploiting Data Symmetry. IEEE Trans. on Circuits and Systems 56-II(4): 285-289 (2009) | |
| 102 | Aiman H. El-Maleh, Bashir M. Al-Hashimi, Aissa Melouki, Farhan Khan: Defect-tolerant n2-transistor structure for reliable nanoelectronic designs. IET Computers & Digital Techniques 3(6): 570-580 (2009) | |
| 101 | Rishad Ahmed Shafik, Bashir M. Al-Hashimi, Sandip Kundu, Alireza Ejlali: Soft Error-Aware Voltage Scaling Technique for Power Minimization in Application-Specific Multiprocessor System-on-Chip. J. Low Power Electronics 5(2): 145-156 (2009) | |
| 2008 | ||
| 100 | Aiman H. El-Maleh, Bashir M. Al-Hashimi, Aissa Melouki: Transistor-level based defect tolerance for reliable nanoelectronics. AICCSA 2008: 53-60 | |
| 99 | Ashish Darbari, Bashir M. Al-Hashimi: Hardware Dependability in the Presence of Soft Errors. BCS Int. Acad. Conf. 2008: 287-294 | |
| 98 | Simon Ogg, Bashir M. Al-Hashimi, Alexandre Yakovlev: Asynchronous transient resilient links for NoC. CODES+ISSS 2008: 209-214 | |
| 97 | Simon Ogg, Enrico Valli, Bashir M. Al-Hashimi, Alexandre Yakovlev, Crescenzo D'Alessandro, Luca Benini: Serialized Asynchronous Links for NoC. DATE 2008: 1003-1008 | |
| 96 | Tom J. Kazmierski, Dafeng Zhou, Bashir M. Al-Hashimi: Efficient circuit-level modelling of ballistic CNT using piecewise non-linear approximation of mobile charge density. DATE 2008: 146-151 | |
| 95 | Leran Wang, Tom J. Kazmierski, Bashir M. Al-Hashimi, Stephen P. Beeby, Russel N. Torah: Integrated approach to energy harvester mixed technology modelling and performance optimisation. DATE 2008: 704-709 | |
| 94 | Rishad A. Shafik, Paul M. Rosinger, Bashir M. Al-Hashimi: MPEG-based Performance Comparison between Network-on-Chip and AMBA MPSoC. DDECS 2008: 98-103 | |
| 93 | S. Saqib Khursheed, Paul M. Rosinger, Bashir M. Al-Hashimi, Sudhakar M. Reddy, Peter Harrod: Bridge Defect Diagnosis for Multiple-Voltage Design. European Test Symposium 2008: 99-104 | |
| 92 | Dafeng Zhou, Tom J. Kazmierski, Bashir M. Al-Hashimi: VHDL-AMS Implementation of a Numerical Ballistic CNT Model for Logic Circuit Simulation. FDL 2008: 94-98 | |
| 91 | Geoff V. Merrett, Alex S. Weddell, Nick R. Harris, Bashir M. Al-Hashimi, Neil M. White: A Structured Hardware/Software Architecture for Embedded Sensor Nodes. ICCCN 2008: 690-695 | |
| 90 | Geoff V. Merrett, Alex S. Weddell, A. P. Lewis, Nick R. Harris, Bashir M. Al-Hashimi, Neil M. White: An Empirical Energy Model for Supercapacitor Powered Wireless Sensor Nodes. ICCCN 2008: 81-86 | |
| 89 | Robert G. Maunder, Alex S. Weddell, Geoff V. Merrett, Bashir M. Al-Hashimi, Lajos Hanzo: Iterative Decoding for Redistributing Energy Consumption in Wireless Sensor Networks. ICCCN 2008: 93-98 | |
| 88 | Ashish Darbari, Bashir M. Al-Hashimi, Peter Harrod, Daryl Bradley: A New Approach for Transient Fault Injection Using Symbolic Simulation. IOLTS 2008: 93-98 | |
| 87 | Rishad A. Shafik, Paul M. Rosinger, Bashir M. Al-Hashimi: SystemC-Based Minimum Intrusive Fault Injection Technique with Improved Fault Representation. IOLTS 2008: 99-104 | |
| 86 | Koushik Maharatna, Karim El-Shabrawy, Bashir M. Al-Hashimi: Reduced Z-datapath Cordic Rotator. ISCAS 2008: 3374-3377 | |
| 85 | Alireza Ejlali, Bashir M. Al-Hashimi: SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks. NOCS 2008: 67-76 | |
| 84 | Biswajit Mishra, Bashir M. Al-Hashimi: Subthreshold FIR Filter Architecture for Ultra Low Power Applications. PATMOS 2008: 1-10 | |
| 83 | S. Saqib Khursheed, Urban Ingelsson, Paul M. Rosinger, Bashir M. Al-Hashimi, Peter Harrod: Bridging Fault Test Method With Adaptive Power Management Awareness. IEEE Trans. on CAD of Integrated Circuits and Systems 27(6): 1117-1127 (2008) | |
| 82 | Zhiyuan He, Zebo Peng, Petru Eles, Paul M. Rosinger, Bashir M. Al-Hashimi: Thermal-Aware SoC Test Scheduling with Test Set Partitioning and Interleaving. J. Electronic Testing 24(1-3): 247-257 (2008) | |
| 2007 | ||
| 81 | M. A. Ochoa-Montiel, Bashir M. Al-Hashimi, Peter Kollig: Exploiting Power-Area Tradeoffs in Behavioural Synthesis through clock and operations throughput selection. ASP-DAC 2007: 517-522 | |
| 80 | Alireza Ejlali, Bashir M. Al-Hashimi, Paul M. Rosinger, Seyed Ghassem Miremadi: Joint consideration of fault-tolerance, energy-efficiency and performance in on-chip networks. DATE 2007: 1647-1652 | |
| 79 | Luigi Dilillo, Bashir M. Al-Hashimi: March CRF: an Efficient Test for Complex Read Faults in SRAM Memories. DDECS 2007: 173-178 | |
| 78 | Haider Ali, Bashir M. Al-Hashimi: Architecture Level Power-Performance Tradeoffs for Pipelined Designs. ISCAS 2007: 1791-1794 | |
| 77 | Yuan Cai, Sudhakar M. Reddy, Bashir M. Al-Hashimi: Reducing the Energy Consumption in Fault-Tolerant Distributed Embedded Systems with Time-Constraint. ISQED 2007: 368-373 | |
| 76 | Simon Ogg, Enrico Valli, Crescenzo D'Alessandro, Alexandre Yakovlev, Bashir M. Al-Hashimi, Luca Benini: Reducing Interconnect Cost in NoC through Serialized Asynchronous Links. NOCS 2007: 219 | |
| 75 | Yuan Cai, Marcus T. Schmitz, Bashir M. Al-Hashimi, Sudhakar M. Reddy: Workload-ahead-driven online energy minimization techniques for battery-powered embedded systems with time-constraints. ACM Trans. Design Autom. Electr. Syst. 12(1): (2007) | |
| 74 | Paul M. Rosinger, Bashir M. Al-Hashimi, Krishnendu Chakrabarty: Rapid Generation of Thermal-Safe Test Schedules CoRR abs/0710.4797: (2007) | |
| 73 | Alexandru Andrei, Petru Eles, Zebo Peng, Marcus T. Schmitz, Bashir M. Al-Hashimi: Energy Optimization of Multiprocessor Systems on Chip by Voltage Selection. IEEE Trans. VLSI Syst. 15(3): 262-275 (2007) | |
| 72 | Zhuo Zhang, Sudhakar M. Reddy, Irith Pomeranz, Janusz Rajski, Bashir M. Al-Hashimi: Enhancing delay fault coverage through low-power segmented scan. IET Computers & Digital Techniques 1(3): 220-229 (2007) | |
| 2006 | ||
| 71 | Dong Wu, Bashir M. Al-Hashimi, Marcus T. Schmitz: Improving routing efficiency for network-on-chip through contention-aware input selection. ASP-DAC 2006: 36-41 | |
| 70 | Yuan Cai, Marcus T. Schmitz, Alireza Ejlali, Bashir M. Al-Hashimi, Sudhakar M. Reddy: Cache size selection for performance, energy and reliability of time-constrained systems. ASP-DAC 2006: 923-928 | |
| 69 | Luigi Dilillo, Paul M. Rosinger, Bashir M. Al-Hashimi, Patrick Girard: Minimizing test power in SRAM through reduction of pre-charge activity. DATE 2006: 1159-1164 | |
| 68 | Zhiyuan He, Zebo Peng, Petru Eles, Paul M. Rosinger, Bashir M. Al-Hashimi: Thermal-Aware SoC Test Scheduling with Test Set Partitioning and Interleaving. DFT 2006: 477-485 | |
| 67 | Matthew Collins, Bashir M. Al-Hashimi: On-Chip Time Measurement Architecture with Femtosecond Timing Resolution. European Test Symposium 2006: 103-110 | |
| 66 | Noohul Basheer Zain Ali, Mark Zwolinski, Bashir M. Al-Hashimi, Peter Harrod: Dynamic Voltage Scaling Aware Delay Fault Testing. European Test Symposium 2006: 15-20 | |
| 65 | Zhuo Zhang, Sudhakar M. Reddy, Irith Pomeranz, Janusz Rajski, Bashir M. Al-Hashimi: Enhancing Delay Fault Coverage through Low Power Segmented Scan. European Test Symposium 2006: 21-28 | |
| 64 | Simon Ogg, Bashir M. Al-Hashimi: Improved Data Compression for Serial Interconnected Network on Chip through Unused Significant Bit Removal. VLSI Design 2006: 525-529 | |
| 63 | Mauricio Varea, Bashir M. Al-Hashimi, Luis Alejandro Cortés, Petru Eles, Zebo Peng: Dual Flow Nets: Modeling the control/data-flow relation in embedded systems. ACM Trans. Embedded Comput. Syst. 5(1): 54-81 (2006) | |
| 62 | Mitra Subhasish, Ondrej Novák, Hana Kubatova, Bashir M. Al-Hashimi, Erik Jan Marinissen, C. P. Ravikumar: Conference Reports. IEEE Design & Test of Computers 23(4): 262-265 (2006) | |
| 61 | Alireza Ejlali, Bashir M. Al-Hashimi, Marcus T. Schmitz, Paul M. Rosinger, Seyed Ghassem Miremadi: Combined time and information redundancy for SEU-tolerance in energy-efficient real-time systems. IEEE Trans. VLSI Syst. 14(4): 323-335 (2006) | |
| 60 | Paul M. Rosinger, Bashir M. Al-Hashimi, Krishnendu Chakrabarty: Thermal-Safe Test Scheduling for Core-Based System-on-Chip Integrated Circuits. IEEE Trans. on CAD of Integrated Circuits and Systems 25(11): 2502-2512 (2006) | |
| 59 | Bashir M. Al-Hashimi, Dimitris Gizopoulos, Manoj Sachdev, Adit D. Singh: New JETTA Editors, 2006. J. Electronic Testing 22(1): 9-10 (2006) | |
| 58 | Luigi Dilillo, Paul M. Rosinger, Bashir M. Al-Hashimi, Patrick Girard: Reducing Power Dissipation in SRAM during Test. J. Low Power Electronics 2(2): 271-280 (2006) | |
| 2005 | ||
| 57 | Alexandru Andrei, Marcus T. Schmitz, Petru Eles, Zebo Peng, Bashir M. Al-Hashimi: Quasi-Static Voltage Scaling for Energy Minimization with Time Constraints. DATE 2005: 514-519 | |
| 56 | Paul M. Rosinger, Bashir M. Al-Hashimi, Krishnendu Chakrabarty: Rapid Generation of Thermal-Safe Test Schedules. DATE 2005: 840-845 | |
| 55 | Enkelejda Tafaj, Paul M. Rosinger, Bashir M. Al-Hashimi, Krishnendu Chakrabarty: Improving Thermal-Safe Test Scheduling for Core-Based Systems-on-Chip Using Shift Frequency Scaling. DFT 2005: 544-551 | |
| 54 | Dong Wu, Bashir M. Al-Hashimi, Marcus T. Schmitz, Petru Eles: Power-Composition Profile Driven Co-Synthesis with Power Management Selection for Dynamic and Leakage Energy Reduction. DSD 2005: 34-41 | |
| 53 | Yuan Cai, Sudhakar M. Reddy, Irith Pomeranz, Bashir M. Al-Hashimi: Battery-aware dynamic voltage scaling in multiprocessor embedded system. ISCAS (1) 2005: 616-619 | |
| 52 | Peter R. Wilson, Reuben Wilcock, Bashir M. Al-Hashimi: A novel switched-current phase locked loop. ISCAS (3) 2005: 2815-2818 | |
| 51 | M. A. Ochoa-Montiel, Bashir M. Al-Hashimi, Peter Kollig: Impact of multicycled scheduling on power-area tradeoffs in behavioural synthesis. ISCAS (4) 2005: 4163-4166 | |
| 50 | Mehdi Jafaripanah, Bashir M. Al-Hashimi, Neil M. White: Adaptive sensor response correction using analog filter compatible with digital technology [load cell sensor applications]. ISCAS (6) 2005: 5389-5392 | |
| 49 | Alireza Ejlali, Marcus T. Schmitz, Bashir M. Al-Hashimi, Seyed Ghassem Miremadi, Paul M. Rosinger: Energy efficient SEU-tolerance in DVS-enabled real-time systems through information redundancy. ISLPED 2005: 281-286 | |
| 48 | Mehdi Jafaripanah, Bashir M. Al-Hashimi, Neil M. White: Application of analog adaptive filters for dynamic sensor compensation. IEEE T. Instrumentation and Measurement 54(1): 245-251 (2005) | |
| 47 | Paul Theo Gonciari, Bashir M. Al-Hashimi, Nicola Nicolici: Synchronization overhead in SOC compressed test. IEEE Trans. VLSI Syst. 13(1): 140-152 (2005) | |
| 46 | Marcus T. Schmitz, Bashir M. Al-Hashimi, Petru Eles: Cosynthesis of energy-efficient multimode embedded systems with consideration of mode-execution probabilities. IEEE Trans. on CAD of Integrated Circuits and Systems 24(2): 153-169 (2005) | |
| 2004 | ||
| 45 | Marcus T. Schmitz, Bashir M. Al-Hashimi, Petru Eles: System-level design techniques for energy-efficient embedded systems. Springer 2004: I-XVII, 1-194 | |
| 44 | Matheos Lampropoulos, Bashir M. Al-Hashimi, Paul M. Rosinger: Minimization of Crosstalk Noise, Delay and Power Using a Modified Bus Invert Technique. DATE 2004: 1372-1373 | |
| 43 | Alexandru Andrei, Marcus T. Schmitz, Petru Eles, Zebo Peng, Bashir M. Al-Hashimi: Overhead-Conscious Voltage Selection for Dynamic and Leakage Energy Reduction of Time-Constrained Systems. DATE 2004: 518-525 | |
| 42 | Alexandru Andrei, Marcus T. Schmitz, Petru Eles, Zebo Peng, Bashir M. Al-Hashimi: Simultaneous communication and processor voltage scaling for dynamic and leakage energy reduction in time-constrained systems. ICCAD 2004: 362-369 | |
| 41 | Reuben Wilcock, Bashir M. Al-Hashimi: Power-conscious design methodology for class-A switched-current wave filters. ISCAS (1) 2004: 225-228 | |
| 40 | Yan Xie, Bashir M. Al-Hashimi: Analogue adaptive filters using wave synthesis technique. ISCAS (1) 2004: 849-852 | |
| 39 | Geoff V. Merrett, Bashir M. Al-Hashimi: Leakage Power Analysis and Comparison of Deep Submicron Logic Gates. PATMOS 2004: 198-207 | |
| 38 | Marcus T. Schmitz, Bashir M. Al-Hashimi, Petru Eles: Iterative schedule optimization for voltage scalable distributed embedded systems. ACM Trans. Embedded Comput. Syst. 3(1): 182-217 (2004) | |
| 37 | Paul M. Rosinger, Bashir M. Al-Hashimi, Nicola Nicolici: Scan architecture with mutually exclusive scan segment activation for shift- and capture-power reduction. IEEE Trans. on CAD of Integrated Circuits and Systems 23(7): 1142-1153 (2004) | |
| 36 | Nicola Nicolici, Bashir M. Al-Hashimi: Testability Trade-Offs for BIST Data Paths. J. Electronic Testing 20(2): 169-179 (2004) | |
| 2003 | ||
| 35 | Dong Wu, Bashir M. Al-Hashimi, Petru Eles: Scheduling and Mapping of Conditional Task Graphs for the Synthesis of Low Power Embedded Systems. DATE 2003: 10090-10095 | |
| 34 | Petros Oikonomakos, Mark Zwolinski, Bashir M. Al-Hashimi: Versatile High-Level Synthesis of Self-Checking Datapaths Using an On-Line Testability Metric. DATE 2003: 10596-10601 | |
| 33 | Paul Theo Gonciari, Bashir M. Al-Hashimi, Nicola Nicolici: Test Data Compression: The System Integrator's Perspective. DATE 2003: 10726-10731 | |
| 32 | Marcus T. Schmitz, Bashir M. Al-Hashimi, Petru Eles: A Co-Design Methodology for Energy-Efficient Multi-Mode Embedded Systems with Consideration of Mode Execution Probabilities. DATE 2003: 10960-10965 | |
| 31 | Chun-Ming Chang, Bashir M. Al-Hashimi: Analytical synthesis of voltage mode OTA-C all-pass filters for high frequency operation. ISCAS (1) 2003: 461-464 | |
| 30 | Mehdi Jafaripanah, Bashir M. Al-Hashimi, Neil M. White: Load cell response correction using analog adaptive techniques. ISCAS (4) 2003: 752-755 | |
| 29 | Nicola Nicolici, Bashir M. Al-Hashimi: Power-Conscious Test Synthesis and Scheduling. IEEE Design & Test of Computers 20(4): 48-55 (2003) | |
| 28 | Paul Theo Gonciari, Bashir M. Al-Hashimi, Nicola Nicolici: Addressing useless test data in core-based system-on-a-chip test. IEEE Trans. on CAD of Integrated Circuits and Systems 22(11): 1568-1580 (2003) | |
| 27 | Paul Theo Gonciari, Bashir M. Al-Hashimi, Nicola Nicolici: Variable-length input Huffman coding for system-on-a-chip test. IEEE Trans. on CAD of Integrated Circuits and Systems 22(6): 783-796 (2003) | |
| 2002 | ||
| 26 | Mauricio Varea, Bashir M. Al-Hashimi, Luis Alejandro Cortés, Petru Eles, Zebo Peng: Symbolic model checking of Dual Transition Petri Nets. CODES 2002: 43-48 | |
| 25 | Marcus T. Schmitz, Bashir M. Al-Hashimi, Petru Eles: Energy-Efficient Mapping and Scheduling for DVS Enabled Distributed Embedded Systems. DATE 2002: 514-521 | |
| 24 | Paul Theo Gonciari, Bashir M. Al-Hashimi, Nicola Nicolici: Improving Compression Ratio, Area Overhead, and Test Application Time for System-on-a-Chip Test Data Compression/Decompression. DATE 2002: 604-611 | |
| 23 | Paul M. Rosinger, Bashir M. Al-Hashimi, Nicola Nicolici: Scan Architecture for Shift and Capture Cycle Power Reduction. DFT 2002: 129-137 | |
| 22 | Paul M. Rosinger, Bashir M. Al-Hashimi, Nicola Nicolici: Low Power Mixed-Mode BIST Based on Mask Pattern Generation Using Dual LFSR Re-Seeding. ICCD 2002: 474-479 | |
| 21 | Reuben Wilcock, Bashir M. Al-Hashimi: Application of group delay equalisation in testing fully-balanced OTA-C filters. ISCAS (4) 2002: 643-646 | |
| 20 | Paul Theo Gonciari, Bashir M. Al-Hashimi, Nicola Nicolici: Integrated Test Data Decompression and Core Wrapper Design for Low-Cost System-on-a-Chip Testing. ITC 2002: 64-73 | |
| 19 | Paul Theo Gonciari, Bashir M. Al-Hashimi, Nicola Nicolici: Useless Memory Allocation in System-on-a-Chip Test: Problems and Solutions. VTS 2002: 423-432 | |
| 18 | Bashir M. Al-Hashimi: Guest Editor Introduction. Design Autom. for Emb. Sys. 6(4): 331-332 (2002) | |
| 17 | Marcus T. Schmitz, Bashir M. Al-Hashimi, Petru Eles: Synthesizing Energy-Efficient Embedded Systems with LOPOCOS. Design Autom. for Emb. Sys. 6(4): 401-424 (2002) | |
| 16 | Nicola Nicolici, Bashir M. Al-Hashimi: Multiple Scan Chains for Power Minimization during Test Application in Sequential Circuits. IEEE Trans. Computers 51(6): 721-734 (2002) | |
| 15 | Paul M. Rosinger, Bashir M. Al-Hashimi, Nicola Nicolici: Power profile manipulation: a new approach for reducing test application time under power constraints. IEEE Trans. on CAD of Integrated Circuits and Systems 21(10): 1217-1225 (2002) | |
| 2001 | ||
| 14 | Mauricio Varea, Bashir M. Al-Hashimi: Dual transitions petri net based modelling technique for embedded systems specification. DATE 2001: 566-571 | |
| 13 | Nicola Nicolici, Bashir M. Al-Hashimi: Testability trade-offs for BIST RTL data paths: the case for three dimensional design space. DATE 2001: 802 | |
| 12 | Paul M. Rosinger, Bashir M. Al-Hashimi, Nicola Nicolici: Power constrained test scheduling using power profile manipulation. ISCAS (5) 2001: 251-254 | |
| 11 | Marcus T. Schmitz, Bashir M. Al-Hashimi: Considering power variations of DVS processing elements for energy minimisation in distributed systems. ISSS 2001: 250-255 | |
| 10 | Nicola Nicolici, Bashir M. Al-Hashimi: Tackling test trade-offs for BIST RTL data paths: BIST area overhead, test application time and power dissipation. ITC 2001: 72-81 | |
| 2000 | ||
| 9 | Nicola Nicolici, Bashir M. Al-Hashimi: Scan Latch Partitioning into Multiple Scan Chains for Power Minimization in Full Scan Sequential Circuits. DATE 2000: 715-722 | |
| 8 | Nicola Nicolici, Bashir M. Al-Hashimi: Power conscious test synthesis and scheduling for BIST RTL data paths. ITC 2000: 662-671 | |
| 7 | Nicola Nicolici, Bashir M. Al-Hashimi, Andrew D. Brown, Alan Christopher Williams: BIST hardware synthesis for RTL data paths based on testcompatibility classes. IEEE Trans. on CAD of Integrated Circuits and Systems 19(11): 1375-1385 (2000) | |
| 1999 | ||
| 6 | Nicola Nicolici, Bashir M. Al-Hashimi: Efficient BIST Hardware Insertion with Low Test Application Time for Synthesized Data Paths. DATE 1999: 289- | |
| 5 | Peter Kollig, Bashir M. Al-Hashimi: Reduction of Latency and Resource Usage in Bit-Level Pipelined Data Paths for FPGAs. FPGA 1999: 227-234 | |
| 4 | J. Living, Bashir M. Al-Hashimi: Mixed arithmetic architecture: a solution to the iteration bound for resource efficient FPGA and CPLD recursive digital filters. ISCAS (1) 1999: 478-481 | |
| 3 | F. Dudek, Bashir M. Al-Hashimi, M. Moniri: Compensation of nonideal effects in video-frequency sinc(x)-equalizers using tunable gm-C structure. ISCAS (2) 1999: 148-151 | |
| 2 | J. Living, Bashir M. Al-Hashimi: New differential coefficient coding algorithm for recursive FIR filters. ISCAS (3) 1999: 379-382 | |
| 1998 | ||
| 1 | Nicola Nicolici, Bashir M. Al-Hashimi: Correction to the Proof of Theorem 2 in ``Parallel Signature Analysis Design with Bounds on Aliasing. IEEE Trans. Computers 47(12): 1426 (1998) | |
Colors in the list of coauthors
Last update Sat May 26 04:23:17 2012 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page