dblp.uni-trier.dewww.dagstuhl.dewww.uni-trier.de

Waleed Al-Assadi Coauthor index pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2010
12Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLScott C. Smith, Waleed Al-Assadi, Jia Di: Integrating Asynchronous Digital Design Into the Computer Engineering Curriculum. IEEE Trans. Education 53(3): 349-357 (2010)
2009
11no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLIndira Dugganapally, Waleed Al-Assadi: Null Conventional Logic (NCL) Implementation of a Bit-Wise Pipeline Dual-Rail (NCL) 2 (to the power of) S Complement Multiplier. CDES 2009: 17-23
2007
10no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSindhu Kakarla, Waleed Al-Assadi: Scan-Based Detection of Crosstalk Noise in FPGAs. CDES 2007: 121-126
9no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMandar V. Joshi, Waleed Al-Assadi: Nanofabric PLA Architecture with Double Variable Redundancy. CDES 2007: 17-21
8no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLVipin Sharma, Waleed Al-Assadi, Ashwin Vasudevan: A Built-in Current Monitor Design for Transient Current Testing. CDES 2007: 44-46
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLWaleed Al-Assadi, Sindhu Kakarla: Testing of Asynchronous NULL Conventional Logic (NCL) Circuits in Synchronous-Based Design. DFT 2007: 215-222
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMandar V. Joshi, Waleed Al-Assadi: Nanofabric PLA architecture with Redundancy Enhancement. DFT 2007: 427-435
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLVenkat Satagopan, Bonita Bhaskaran, Waleed Al-Assadi, Scott C. Smith, Sindhu Kakarla: DFT Techniques and Automation for Asynchronous NULL Conventional Logic Circuits. IEEE Trans. VLSI Syst. 15(10): 1155-1159 (2007)
2006
4no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLWaleed Al-Assadi, Vipin Sharma, Pavankumar Chandrasekhar: Crosstalk at the Dynamic Node of Domino CMOS Circuits. CDES 2006: 57-63
2005
3no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLWaleed Al-Assadi, Thomas Dick: Design for Test Methodology for the IBM PowerPC 440 Embedded Core. CDES 2005: 109-114
2no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLWaleed Al-Assadi, Pavankumar Chandrasekhar, Bonita Bhaskaran: Fault Modeling and Testability of CMOS Domino Circuits. CDES 2005: 21-27
1no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLBonita Bhaskaran, Venkat Satagopan, Waleed Al-Assadi, Scott C. Smith: Implementation of Design For Test for Asynchronous NCL Designs. CDES 2005: 78-84

Coauthor Index

1Bonita Bhaskaran [1] [2] [5]
2Pavankumar Chandrasekhar [2] [4]
3Jia Di [12]
4Thomas Dick [3]
5Indira Dugganapally [11]
6Mandar V. Joshi [6] [9]
7Sindhu Kakarla [5] [7] [10]
8Venkat Satagopan [1] [5]
9Vipin Sharma [4] [8]
10Scott C. Smith [1] [5] [12]
11Ashwin Vasudevan [8]

Colors in the list of coauthors

Last update Sat May 26 04:23:17 2012 CET by the DBLP TeamThis material is Open Data Data released under the ODC-BY 1.0 license — See also our legal information page