Cagdas Akturan

	2002
6		Cagdas Akturan, Margarida F. Jacome: An Effective Software Pipelining Algorithm for Clustered Embedded VLIW Processors. Design Autom. for Emb. Sys. 7(1-2): 115-138 (2002)
5		Cagdas Akturan, Margarida F. Jacome: RS-FDRA: A register-sensitive software pipelining algorithm for embedded VLIW processors. IEEE Trans. on CAD of Integrated Circuits and Systems 21(12): 1395-1415 (2002)
	2001
4		Cagdas Akturan, Margarida F. Jacome: RS-FDRA: a register sensitive software pipelining algorithm for embedded VLIW processors. CODES 2001: 67-72
3		Cagdas Akturan, Margarida F. Jacome: CALiBeR: A Software Pipelining Algorithm for Clustered Embedded VLIW Processors. ICCAD 2001: 112-118
	2000
2		Cagdas Akturan, Margarida F. Jacome: FDRA: A Software-Pipelining Algorithm for Embedded VLIW Processors. ISSS 2000: 34-40
	1999
1		Margarida F. Jacome, Gustavo de Veciana, Cagdas Akturan: Resource constrained dataflow retiming heuristics for VLIW ASIPs. CODES 1999: 12-16

Coauthor Index

1	Margarida F. Jacome	[1] [2] [3] [4] [5] [6]
2	Gustavo de Veciana	[1]

Last update Sat May 26 04:23:17 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page